


## 3D integration activities at Bonn/CPPM

L. Gonella, F. Hügging, H. Krüger, N. Wermes (University of Bonn)  
J.-C. Clemens, A. Rozanov (CPPM)


AIDA 3<sup>rd</sup> annual meeting  
26-28 March 2014, Vienna

- The goal of the project is to develop **modules for ATLAS pixel detector at the HL-LHC** using a **via last TSV process**
    - Post-processing technology applicable on existing FE electronics
    - Dead area at the chip periphery can be reduced
  - **Compact, low mass** hybrid pixel modules with minimal modification to the FE layout and using standard CMOS technology
  - Potential for **4 side abutable modules** using dedicated sensor layout
- Modules with TSV can be used for the outermost detector layers at the HL-LHC to provide **full detector coverage over the large area**





- Long term relationship between [UBonn](#) and [IZM Berlin](#)
  - IZM is the main bump bonding vendor for the ATLAS pixel detector & IBL
  - Many developments for future module concepts have been addressed: MCM-D, thin chip modules, low cost assemblies, ...
- Two via last TSV processes from IZM have been demonstrated on monitor wafers: [tapered](#) side wall and [straight](#) side wall TSV → [both processes work](#)
- IZM integrates the TSV process into the [bump bonding process](#) (make TSV first and afterwards do BB)
- We profit from [ultra thin \(< 100µm\) flip chipping](#) (developed for bumped FE-I4 chips for the ATLAS IBL)
- The [tapered side walls TSV process selected](#) for prototyping with the ATLAS pixel FE electronics

- A batch of 2 **FE-I2** wafers has been fully processed
  - FE-I2 is the prototype **ATLAS pixel FE** chip in **250nm CMOS** technology
  - Demonstrator **modules with TSV** successfully tested
- A batch of 3 **FE-I4B** wafers currently processed at IZM to prototype TSV modules with the FE technology designed for the ATLAS pixel upgrade
  - FE-I4B is the **IBL pixel FE** chip in **130nm CMOS** technology






- Tapered Side Wall TSV
  - Vias are etched in one step and oxide is deposited after etching
  - Simpler deposition process of isolation layer using thin film polymers
  
- Tapered walls
  - Side angle 72°
  - In this example
    - Via diameter on the bottom: 41µm
    - Via diameter on the top: 95µm
    - Si thickness: 77µm

Tapered Side Wall TSV on monitor wafer



# TSV: Main proces flow







- TSV formed in the **peripheral bond pad**
  - Pad size of  $150\mu\text{m}$  → Max Si thickness:  $100\mu\text{m}$
- TSV formation is a **back side processing**
  - Backside thinning to  $90\mu\text{m}$
  - TSV etched from the back side until the BEOL  $\text{SiO}_2$  stack
- **Front side processing** to connect TSV bottom to Al pad → **Cu plug**
  - No metal layers in the pad
  - $\sim 9\mu\text{m}$  thick **BEOL  $\text{SiO}_2$**  stack technically difficult to etch from the back side through the TSV opening on the bottom

## Front side processing


Al pad opening by wet etching




BEOL SiO<sub>2</sub> stack etching



Cu electroplating – interconnection plug to Al pad






## Bump deposition and dicing




## Back side processing


Tapered side walls TSV



Backside Re-Distribution Layer (RDL)









- Single chip modules build with
  - FE-I2 ATLAS pixel readout chip 90µm thin, with tapered profile TSV and RDL
  - Planar n-in-n sensor
  - Standard flip chip process (no handle wafer for thin chip handling used, unconnected pixels expected along the chip perimeter)
- No loss in performance wrt modules without TSV
- Work published at: <http://iopscience.iop.org/1748-0221/7/08/P08008/>

Module front side




Module on board




# Tests: TSV module: wire bonds on backside (i.e. TSVs used for operation)

- Noise measurement with and without HV shows disconnected pixels
  - For disconnected pixels the noise stays the same indep. of HV
- ENC  $\sim 180e^-$  → Module works fine, **no indication of extra noise**

Noise map, No HV



Noise map, HV = -80V




Connected pixels:  $\sim 180e^-$


Disconnected pixels:  $\sim 130e^-$

# Tests: TSV module: wire bonds on backside (i.e. TSVs used for operation)



- Threshold tuning to 3200e




- Source scan with an Am-241 source




- 2 FE-I4B wafers at IZM for tapered TSV processing
  - Mask in preparation
  - Approx. 6 months process time at IZM, including bump bonding to sensors
- No front side processing needed
  - Metal layers in the pad
  - M8 connected to M1
  - Between silicon and M1 thin layer of BEOL  $\text{SiO}_2$  and poly-Si  $\rightarrow$  can be etched from the back side
- Goals
  - Qualify RDL as possible flex replacement
  - Demonstrate bump bonding of thin ( $<100\mu\text{m}$ ) FE-I4B with TSV to sensors with temporary handle wafer




- Available RDL options
  - Multi-layer Cu redistribution layer
  - Different RDL layouts on different chips on the same wafer
  - Components can be bonded on RDL lines
    - The flex design can implemented directly on the FE backside using the RDL
  
- Implement different RDL options for testing
  - Double layer RDL with bonded components
  - Double layer RDL w/o bonded components
  - Simple RDL as in FE-I2/3 run



- **Bump bonding** of thin ( $<100\mu\text{m}$ ) FE-I4B with TSV to sensors cannot be done without **handle wafer**
  - FE-I4B area =  $\sim 4\text{cm}^2$   $\rightarrow$  prohibitive bending of the FE during reflow
- IZM developed a **flip chip method to bump bond  $150\mu\text{m}$  FE-I4** to sensors currently used for the entire IBL module production
  - Laser releasable polymeric bonding interface
- Method **needs to be demonstrated on FE-I4 wafers with TSV and RDL**
  - RDL patten on backside
  - TSVs are not completely closed
  - $\rightarrow$  constraints on the polymeric **glue thickness** and the **uniformity** of the deposition



RDL on FE-I2



- Bonn/CPPM are investigating the possibility of building **compact, low mass modules** for the upgrade of the **ATLAS pixel detector at the HL-LHC using via last TSV**
- The selected process is the **tapered side walls TSV** process from **IZM**
- **Successful 1<sup>st</sup> demonstration of a via last TSV process** on FE-I2 ATLAS FE electronics
  - Modules function well when operated with TSV + backside RDL (equivalent noise, source scan performed)
- A **run with FE-I4B** will start after completion of the IBL module production