

A 3D cutaway diagram of a silicon micro-channel cooling system. The system consists of multiple layers of silicon wafers with micro-channels etched into them. The channels are filled with a fluid, likely CO2, for evaporative cooling. The diagram shows the internal structure of the cooling system, including the silicon wafers, micro-channels, and the overall assembly. The text is overlaid on the top part of the diagram.





EVAPORATIVE CO₂ COOLING IN SILICON MICRO-CHANNELS FOR THE LHCb VELO

Paweł Jałocha
University of Oxford
on behalf
of the LHCb VELO
and PH/DT/Cooling group

Motivation



A 3D cutaway diagram of a detector assembly, likely a silicon pixel detector. The diagram shows a yellow silicon plate with a grid of micro-channels. Inside the channels, there are sensors and ASICs. The assembly is mounted on a grey base with various components and wiring. The background is a light grey gradient.

- ▣ LHCb VELO 2018 upgrade asks for high-speed hybrid pixel detectors to allow DAQ and data analysis to cope with increased LHC luminosity
- ▣ Sensors and ASIC's need efficient, low mass and direct cooling system
- ▣ VELO cooling is already based on liquid CO₂
- ▣ Silicon plate with embedded micro-channels meets the requirements




Cooling requirements for VELO

- Keep sensor temperature below -20°C to minimize the effect of radiation damage and to avoid thermal runaway.
- Bring cooling power directly where it is needed using least amount of material (detector tip is the hottest spot)
- The total power per module is $\sim 26\text{W}$ (2W per ASIC and $\sim 2\text{W}$ on the innermost sensors)
- Cooling active area (24cm^2)
- Power area density: $1.1\text{W}/\text{cm}^2$
- 5mm of uncooled ASIC/sensor (overhang) close to the beam to reduce the amount of material




Mechanical requirements



- Leak tight (secondary LHC vacuum !)
- The saturation CO₂ pressure is 65 bars @ 25°C
 - Minimum pressure of 170 bars (factor 3 safety margin)
- Long term reliability
 - Cyclic pressure and temperature cycles



Micro-channel wafer layout



Micro-channel wafer layout: connector, inlets and outlets



Micro-channels fabrication



Photolithography mask



Photolithography process



DRIE etching of channels



Si - Si direct bonding




Thinning



Plasma etching of fluidic inlets





Metalization for soldering connectors



Pressure resistance

for two types of direct (fusion) bonding



Hydrophilic bonding



The bound was not strong enough!

The hydrophilic samples exploded with a pressure around 400 bars.

Hydrophobic bonding



No delamination on the bounding areas!


The hydrophilic samples resisted up to 700 bars (pump limit).

Thermal simulation


- Optimize the spacing distance between the channels for the new layout
 - balance cooling efficiency against pressure resistance
- Simulation with a 3D model is done using ANSYS
 - Spacings of 500 μm , 600 μm , 700 μm and 1000 μm

Spacing simulation (0.2mm edge-to-edge – current design)


L: 0.2 heat gen at one side
Total Heat Flux
Type: Total Heat Flux
Unit: W/m^2
Time: 1
23/07/2013 12:06



L: 0.2 heat gen at one side
Temperature
Type: Temperature
Unit: °C
Time: 1
23/07/2013 12:03



Max DT 0.4C




Spacing simulation (0.5mm edge-to-edge)


K: 0.5 heat gen at one side
Total Heat Flux
Type: Total Heat Flux
Unit: W/m²
Time: 1
16/07/2013 10:27

8.1725e5 Max
7.2644e5
6.3564e5
5.4483e5
4.5403e5
3.6322e5
2.7242e5
1.8161e5
90805
3.7992e-8 Min

K: 0.5 heat gen at one side
Temperature
Type: Temperature
Unit: °C
Time: 1
16/07/2013 10:24



Max DT 0.5C



This is taken for the new layout

Spacing simulation (0.6mm edge-to-edge)

Max DT 0.7C

L: 0.6 mm gap, heat gen at one side




Total Heat Flux

Type: Total Heat Flux

Unit: W/m²

Time: 1

16/07/2013 10:23





Spacing simulation (0.7mm edge-to-edge)

M: 0.7mm gap, heat gen at one side
Total Heat Flux
Type: Total Heat Flux
Unit: W/m²
Time: 1
16/07/2013 10:21

8.4416e5 Max
7.5036e5
6.5657e5
5.6277e5
4.6898e5
3.7518e5
2.8139e5
1.8759e5
93795
3.1301e-8 Min

16/07/2013 10:19
-29.23 Max
-29.31
-29.4
-29.48
-29.57
-29.66
-29.74
-29.83
-29.92
-30 Min





Max DT 0.8C



Spacing simulation (1mm edge-to-edge)

Max DT 1.1C



N: 1mm gap heat gen at one side
Total Heat Flux
Type: Total Heat Flux
Unit: W/m²
Time: 1
16/07/2013 15:16






Micro-channels prototype: Snake I

- “Snake I” prototype: 4 x 6 cm²
- 380μm silicon bounded to 2 mm Pyrex
- Dimensions*
 - Restrictions: 70μm x 30μm
 - Micro-channels: 70μm x 200 μm
- The restrictions are designed to trigger the boiling
- It is critical to control the area on the output manifold



*The diameter of the human hair is between 17μm and 181μm.



Cooling performance



The end of lifetime expectations corresponds to $\sim 13\text{W}$ and on this conditions the maximum ΔT across the module is less than 7°C (apart from the sensor tip the difference is only 1°C)




Supplying the micro-channel wafer with CO₂


- How to reliably join metal cooling pipes to a silicon wafer ?
- Metallize the silicon surface and solder
- Need to resist the pressure > 200 Bar
- Must not degrade with time (creep, corrosion)
- Must withstand numerous thermal cycles

Connector soldering




- Attachment of the fluidic connector on the silicon substrate
- Requirements:
 - No interconnections between the voids
 - Maximum dimensions of the void should not be bigger than 1 mm
 - It should correspond to less than 5 % of the total soldering area
 - No flux (prevent corrosive effects on long term)
- Perform foil soldering technique with frame on vacuum



Connector soldering




Preform foil soldering technique with frame (with slids)




Preform foil soldering technique with frame: components

Frame in Stainless Steel 50 μm (laser cut @ CERN)

1mm gap



Solder foil 50 μm (made in our lab)




Small aluminium “washers”
(D=2.46 mm)

20/05/14



Connector without the slits

Module0 Meeting



Silicon with the slits
pattern on the
metallization


Sample 66

+5 μm of Ni on the Si metallization


$T_{\text{MAX}} = 195^\circ\text{C}$

TAL = 46.5 s

$P = 1.8 \times 10^{-3}$ mbar



Total thickness measurement



1 – 3104 μm

2 – 3105 μm

3 – 3099 μm

4 – 3109 μm

5 – 3108 μm

6 – 3111 μm

$\Delta h = 12 \mu\text{m}$


•Solder

- The solder moved out of the non metallized area (slits).
- The excess is constrained inside the frame
- No escape through the holes (“washers”)

•Voids



- Few voids
- Small (≤ 1 mm)
- Not interconnected

Optical zoom 1000x on void in solder layer




Solder leak test

- Leak test performed using water
 - All samples resisted more than 70 bars
 - Exploded with pressures around 80-145 (2 samples)
 - The explosions happened exactly on the slits
 - Is it too wide? New design for the slits?




Stress tests



- Perform temperature and pressure cycles:
 - Pressure: 1-200 bars
 - Temperature: -40°C up to +40°C
- Ensure long system life


Stress tests

Max and Min Pressure on the C3_312



1000 pressure cycles starting at 166 bars.

Max and Min Temperature Pressure on the C2_422_222






~1100 temperature cycles at low pressure (12 bars)

Thousands temperature and pressure cycles were performed on micro-channels samples without any sign of long term effect

Snake II prototype

-
-
-
-





Summary



- ▣ LHCb VELO Detector will be built with microchannel cooled pixel modules
- ▣ Requirements for VELO are satisfied: material, power density, sensor tip temperature
- ▣ Reliability under pressure and temperature cycles
- ▣ Current intensive research around the soldering technique to join metal to silicon.
- ▣ New Snake II prototype from Lausanne
- ▣ More test samples from Southampton around September to be tested in Oxford

Backup slides

Snake II – Si Thickness



Snake II – channel spacing



Criteria: Maximum $\Delta T < 1^\circ\text{C}$

The heat flow should use most of the silicon substrate

The spacing of 0.5 mm was chosen.

Upgraded VELO (VErtext LOcator)

Function of VELO: provide precise tracking and trigger on displaced vertices

New Pixel detector approved by collaboration on 17th July 2013


26 stations arranged perpendicularly along the direction of the beam

- varying spacing in beam direction, min. 24 mm between stations

- total active area 1237 cm² (= size of A3 sheet of paper)

Geometrical efficiency > 99 % for $R < 10$ mm

- 99 % of tracks from interaction region have 4 or more hits



LHCb

Paula Collins, LHCb VELO Upgrade,
IEEE/MIC 2013

Challenges for upgraded VELO

Radiation Damage



- Highly non-uniform radiation damage of up to $8 \times 10^{15} \text{ n}_{\text{eq/cm}}^2$ for 50 fb-1 (= full lifetime super LHC)
- Factor 40 less at sensor outer corner
- Expect $\sim 7 \text{ nA}$ per pixel and 130 mW per tile
- ASICs must tolerate 400 MRad

Enormous Data Rates

- ~ 8.5 tracks/collision for hottest ASIC
- Hottest chip 230-320 Mtrack/s
- 600-900 Mhits/s/ chip

Material Budget (thinning and cooling)

- Modules are partially in acceptance



pixel layouts superposed above anticipated flux (arbitrary scale)

Two solutions proposed: Poco-foam and micro-channels







Figure 6. Structure 3, position of the cool pipes

Micro-channel cooling

High speed pixel readout chips produce

a lot of heat ($\sim 1.5 \text{ W/cm}^2$)

Keep the sensors at $< -20 \text{ }^\circ\text{C}$ to minimize the effects of radiation damage, and to avoid thermal runaway

Bring the cooling power where you need it, using least material


Novel method: evaporate CO_2 via micro-channels

etched in Si substrate

Additional advantages:

no CTE difference (Si on Si)

very good uniformity of material in sensitive region



VELO module

Sensor tiles: 3 readout VeloPix ASICs on a sensor:




- $55 \times 55 \mu\text{m}^2$ pixels
- elongated pixels between ASICs
- $\sim 450 \mu\text{m}$ guard ring

4 sensor tiles, 2 on each side of substrate

- power and readout traces on kapton circuit board

Whole VELO ~ 41 Mpixels

- Silicon substrate with integrated micro-channels for cooling
- Material in active region $\sim 0.8\% X_0$



Why CO₂ evaporative cooling in silicon micro-channels?

- Silicon micro-channels
 - Cooling is under the heat source
 - Low mass – The substrate is also the cooling
 - No mismatch of expansion coefficients
- CO₂
 - High latent heat
 - Low viscosity
 - Not toxic
 - Inert gas
 - Cheap
 - Radiation hard

Micro channel cooling II

Channel dimensions $200 \times 120 \mu\text{m}^2$


Operational Pressure ~ 15 Bar at -30°C , and ~ 60 Bar at room temp.

Including safety limits it has to withstand > 150 Bar


Samples with hydrophobic bonding withstand > 700 Bar

Thermal and pressure cycling tests ($-40 \dots +40^\circ\text{C}$, $0 \dots 200$ Bar) ongoing

Inlet hole
($\varnothing 2\text{mm}$)



Transition from input restrictions
($60 \mu\text{m}$ width) to cooling channel
($200 \mu\text{m}$).



Output manifold with "pillars"

