




# The ultralight mechanics and cooling system of a DEPFET-based pixel detector

C. Marinas  
University of Bonn


DEPFET Collaboration




- Vertexing requirements in future colliders
  - SuperKEKB and ILC
- Belle II vertex detector
  - Mechanics and cooling
- ILC specific developments
  - Forward petals
  - Power pulsing
  - Micro-channel cooling

# Future Vertex Detectors

The Belle II Collaboration decided on DEPFET as baseline for the pixel detector



Belle II PXD




ILD 5-layer VXD

	Belle II	ILD LOI 5-layer layout	
Radii	14, 22	15, 26, 38, 49, 60	mm
Ladder length	90 (L1), 122 (L2)	123 (L1), 250 (L2-L5)	mm
Sensitive width	12.5 (L1-L2)	13 (L1), 22 (L2-L5)	mm
Number of ladders	8, 12	8, 8, 12, 16, 20	
Pixel size	50x50 (L1), 50x75 (L2)	25x25 (L1-L5)	μm <sup>2</sup>

The Belle II PXD  
DEPFET ladders:  
*almost* prototypes  
for L1 and L2 of ILD

	Belle II	ILC
<b>Occupancy</b>	0.4 hits/ $\mu\text{m}^2/\text{s}$	0.13 hits/ $\mu\text{m}^2/\text{s}$
<b>Radiation</b>	2 Mrad/year	< 100 krad/year
	$2 \cdot 10^{12} \text{ 1 MeV } n_{\text{eq}} \text{ per year}$	$10^{11} \text{ 1 MeV } n_{\text{eq}} \text{ per year}$
<b>Duty cycle</b>	1	1/200
<b>Frame time</b>	20 $\mu\text{s}$	25-100 $\mu\text{s}$
<b>Momentum range</b>	Low momentum (< 1 GeV)	All momenta
<b>Acceptance</b>	17°-155°	6°-174°
<b>Material budget</b>	0.21% $X_0$ per layer	0.12% $X_0$ per layer
<b>Resolution</b>	15 $\mu\text{m}$ (50x75 $\mu\text{m}^2$ )	5 $\mu\text{m}$ (20x20 $\mu\text{m}^2$ )

- Lowest possible material budget
  - Ultra-transparent detectors
  - Low power dissipation
  - Lightweight mechanics and minimal services



**The combination of resolution, mass and power is a substantial challenge**

- Common vertex detector requirements
  - First layer close to the IP
  - Low material budget
    - Reduced services
    - Low power dissipation
  - High granularity
    - Good spatial resolution
  - Fast readout
  - Radiation hardness

$$\sigma_{d0} \approx \sqrt{\frac{r_2^2 \sigma_1^2 + r_1^2 \sigma_2^2}{(r_2 - r_1)^2}} \oplus \frac{r}{p \sin^{\frac{3}{2}} \theta} 13.6 MeV \sqrt{\frac{x}{X_0}}$$


$$\sigma_{d0} \approx a \oplus \frac{b}{p \sin^{\frac{3}{2}} \theta}$$

	a ( $\mu\text{m}$ )	b ( $\mu\text{m GeV}$ )
LHC	12	70
STAR	12	19
Belle II	8.5	10
ILC	5	10

**a:** Governs high momentum

**b:** Dominates at low momentum

# Vertexing Requirements HEP



The combination of resolution, mass and power is a substantial challenge


- Common vertex detector requirements

- First layer close to the IP
- Low material budget
  - Reduced services
  - Low power dissipation
- High granularity
  - Good spatial resolution
- Fast readout
- Radiation hardness

$$\sigma_{d0} \approx \sqrt{\frac{r_2^2 \sigma_1^2 + r_1^2 \sigma_2^2}{(r_2 - r_1)^2}} \oplus \frac{r}{p \sin^{\frac{3}{2}} \theta} 13.6 MeV \sqrt{\frac{x}{X_0}}$$

$$\sigma_{d0} \approx a \oplus \frac{b}{p \sin^{\frac{3}{2}} \theta}$$


	a ( $\mu\text{m}$ )	b ( $\mu\text{m GeV}$ )
LHC	12	70
STAR	12	19
Belle II	8.5	10
ILC	5	10




# The DEPFET Ladder

## SwitcherB


Row control




AMS/IBM HVCMOS 180 nm  
Size  $3.6 \times 1.5 \text{ mm}^2$   
Gate and Clear signal  
Fast HV ramp for Clear  
Rad. Hard proved (36 Mrad)




DHP (Data Handling Processor)  
First data compression



TSMC 65 nm  
Size  $4.0 \times 3.2 \text{ mm}^2$   
Stores raw data and pedestals  
Common mode and pedestal correction  
Data reduction (zero suppression)  
Timing signal generation  
Rad. Hard proved (100 Mrad)



DCDB (Drain Current Digitizer)  
Analog frontend




UMC 180 nm  
Size  $5.0 \times 3.2 \text{ mm}^2$   
TIA and ADC  
Pedestal compensation  
Rad. Hard proved (20 Mrad)


# Thin DEPFET Sensors

Use anisotropic etching on bonded wafers to create a thin, self-supporting sensor

- One material: uniform and small thermal expansion
- The DEPFET thickness is a free adjustable parameter




# Belle II Cooling Strategy




- The material budget must be minimal, no active cooling is allowed inside the acceptance
- The most straightforward solution:
  - Massive structures outside the acceptance to cool down the readout chips
  - The center of the ladder must be cooled using cold air

# Building the Belle II PXD




- Thinner pipe
- Smaller radius
- Lighter materials

# Building the Belle II PXD




# Building the Belle II PXD



Inner layer close to the IP (14 mm)


Additional carbon fibers capillaries to cool the Switchers

# Building the Belle II PXD




- Low material budget cooling
  - Massive structures outside the acceptance to cool down the readout chips
  - The center of the ladder rely on cold air


# Exploded View



# Thermal Simulations




- Find an optimal cooling solution ( $T_{env}$  and  $T_{cb}$ ) such that:
  - $T_{max} \text{ (Sensor)} < 30^\circ\text{C}$
  - $T_{max} \text{ (Chips)} < 60^\circ\text{C}$



- According to these simulations, one can choose whichever combinations for the environment and cooling block temperatures within these ranges


# Additional Constraint

- The new reference to decide the temperatures to be applied is:




- In order to keep the  $\Delta T_{Sensor}$  minimal,  $T_{env} - T_{cb}$  are not free parameters anymore
  - Uniform sensor response
  - Avoid thermal stress (CTE mismatch)

# Temperature Distribution






$$\begin{array}{c} T_{\text{env}} = -5^{\circ}\text{C} \\ T_{\text{cb}} = 8^{\circ}\text{C} \end{array} \rightarrow \begin{array}{c} T_{\text{SENSORmax}} = 14^{\circ}\text{C} \\ \Delta T = 4.7^{\circ}\text{C} \end{array}$$

Just a gentle air flow (2 m/s) is enough to decrease and homogenize the temperature distribution






# PXD Thermal Measurements




Cooling proof of principle



# VXD Thermal Mockup




# ILD Vertex Detector




# DEPFET Mechanical Petals




# Power Pulsing



Mechanical DEPFET ladder sample  
Study of the thermo-mechanical properties of thin sensors with a pulsed power supply




Power pulsing supply




# Power Pulsing

Supply pulsed power with ILC duty cycle and monitor temperature


- Ladder responds to sudden power-up with 2-4 s time constant
- Average temperature for nominal power and 1/25 duty cycle settles around +2 degrees (no active cooling)



DC Current



1/200 Pulsing





- Start with oxidized handle wafer



- Define lithographically  $\mu$ -channels, etch oxide



- Etch micro-channels, blind via





- Bond prepared top wafer as usual
- Finish SOI wafer ("Cavity SOI")
- top wafer for DEPFETs
- Handle wafer with  $\mu$ -channels under ASICs






- Handle removed in sensitive area
- Channels exposed after cutting

# MCC: The Realization




Inlet and outlet: ~350  $\mu\text{m}$  deep, 400  $\mu\text{m}$  wide




OD 360  $\mu\text{m}$  PEEK Tubes

# Experimental Setup




- Max mass flow= 0.1 l/h (2.5 bar)
- Water at room temperature
- DCD/DHP active only


# Initial: Everything's cold





# Power On – Cooling Off




# Power On – Cooling On









# Time Evolution Temperature




# Time Evolution Temperature



# Mass Flow Impact



# Mass Flow Impact





- The DEPFET collaboration aims to develop an ultra-transparent solution for vertex detectors at Belle II and ILC
- A special thinning technique yields a self-supporting frame that requires no external support structure
- In the all-silicon ladder concept the material in the active region stays within a tight budget of  $0.15\% X_0/\text{layer}$
- DEPFET samples for ladders and petals have been produced and submitted to thermo-mechanical tests, proving the feasibility of the cooling concept
- The first tests on ladders with integrated micro-cooling circuits show that this novel cooling scheme holds great promise



# Thank you





# Cross Check Nominal Cooling Option




- Non-MCC option for x-check
- Cu Cooling Block + Lab chiller

# Velocity Profile







# CO<sub>2</sub> Case: Simulation



# PGW6040 Case: Simulation

PGW6040: 60% Propylene Glycol, 40% Pure Water






Aluminum layer with resistor meanders on 75  $\mu\text{m}$  thin top wafer


# Starting Point




# Start Point







# Coolant Flowing






# First Prototype Production


- 5 wafers with PXD9 thermal dummy layout
- Various channel geometries
- 1 wafer laser cut
- 4 more wafers before cutting
- Thinning of sensitive region




# Inlet and Outlet





# Inlet Detail



- CO<sub>2</sub> cooling the end of the ladders
- The detector is flushed with cold nitrogen




The results obtained match the simulations




# Sensor Deformation

- Stress due to CTE mismatch PCB-Silicon
  - ↳ No cooling (room T)
- Not an issue for the final production




# CO<sub>2</sub> Cooling Plant





- Connected (only) to the SVD
  - Additional close loops with heaters for tuning

# Hybrid6 Installation




# TB Cooling Block







# BGA Model simplification




Real life

Time consuming!




Simple model  $k_{\text{weight}}$


$$k_{\text{weight}} = 57 \frac{W}{m \cdot K}$$





$$k_{\text{eff}} = 6 \frac{W}{m \cdot K}$$



Simplest model implemented in the simulation




# Validation of the simulations



- Convection
  - Air is the best option to cool the center of the ladder
  - Saturation at high speeds


- Conduction
  - No big influence in the center
  - Needed to prevent the DCD heat to enter into the sensitive region

# Influence of Convection



- The air flowing is an effective mechanism to cool the center of the module
- Once the air is blowing, the T varies slow, independently of the speed (at this range).


- *WARNING* the design is strongly correlated to the beam time-structure



➤ Impact on the Vertex Detectors:

- Beam structure allows for power pulsing  
Switching of the detectors between bunch trains (power cycling)  
→ Air cooling → Minimal material budget
- Bunch disambiguation  
Readout not possible in 337ns → Time slicing instead of time stamping

# Belle II Cooling strategy



- The material budget must be minimal, no active cooling is allowed inside the acceptance
- The major amount of heat is dissipated in the readout chips, at both ends of the ladder
- The most straightforward solution:
  - Massive structures outside the acceptance to cool down the readout chips
  - The center of the ladder must be cooled using cold air