


The ultralight mechanics and cooling system of a DEPFET-based pixel detector


C. Marinas
University of Bonn

DEPFET Collaboration




- Vertexing requirements in future colliders
 - SuperKEKB and ILC
- Belle II vertex detector
 - Mechanics and cooling
- ILC specific developments
 - Forward petals
 - Power pulsing
 - Micro-channel cooling

The Belle II Collaboration decided on DEPFET as baseline for the pixel detector



Belle II PXD




ILD 5-layer VXD

	Belle II	ILD LOI 5-layer layout	
Radii	14, 22	15, 26, 38, 49, 60	mm
Ladder length	90 (L1), 122 (L2)	123 (L1), 250 (L2-L5)	mm
Sensitive width	12.5 (L1-L2)	13 (L1), 22 (L2-L5)	mm
Number of ladders	8, 12	8, 8, 12, 16, 20	
Pixel size	50x50 (L1), 50x75 (L2)	25x25 (L1-L5)	μm^2

The Belle II PXD DEPFET ladders: *almost* prototypes for L1 and L2 of ILD

	Belle II	ILC
Occupancy	0.4 hits/ $\mu\text{m}^2/\text{s}$	0.13 hits/ $\mu\text{m}^2/\text{s}$
Radiation	2 Mrad/year	< 100 krad/year
	$2 \cdot 10^{12}$ 1 MeV n_{eq} per year	10^{11} 1 MeV n_{eq} per year
Duty cycle	1	1/200
Frame time	20 μs	25-100 μs
Momentum range	Low momentum (< 1 GeV)	All momenta
Acceptance	$17^\circ\text{-}155^\circ$	$6^\circ\text{-}174^\circ$
Material budget	0.21% X_0 per layer	0.12% X_0 per layer
Resolution	15 μm (50x75 μm^2)	5 μm (20x20 μm^2)

- Lowest possible material budget
 - Ultra-transparent detectors
 - Low power dissipation
 - Lightweight mechanics and minimal services



The combination of resolution, mass and power is a substantial challenge

▪ Common vertex detector requirements

- First layer close to the IP
- Low material budget
 - Reduced services
 - Low power dissipation
- High granularity
 - Good spatial resolution
- Fast readout
- Radiation hardness


$$\sigma_{d0} \approx \sqrt{\frac{r_2^2 \sigma_1^2 + r_1^2 \sigma_2^2}{(r_2 - r_1)^2}} \oplus \frac{r}{p \sin^{\frac{3}{2}} \theta} 13.6 \text{ MeV} \sqrt{\frac{x}{X_0}}$$

$$\sigma_{d0} \approx a \oplus \frac{b}{p \sin^{\frac{3}{2}} \theta}$$

	a (μm)	b (μm GeV)
LHC	12	70
STAR	12	19
Belle II	8.5	10
ILC	5	10

a: Governs high momentum

b: Dominates at low momentum



The combination of resolution, mass and power is a substantial challenge


$$\sigma_{d0} \approx \sqrt{\frac{r_2^2 \sigma_1^2 + r_1^2 \sigma_2^2}{(r_2 - r_1)^2}} \oplus \frac{r}{p \sin^{\frac{3}{2}} \theta} 13.6 \text{ MeV} \sqrt{\frac{x}{X_0}}$$

$$\sigma_{d0} \approx a \oplus \frac{b}{p \sin^{\frac{3}{2}} \theta}$$

	a (μm)	b (μm GeV)
LHC	12	70
STAR	12	19
Belle II	8.5	10
ILC	5	10


▪ Common vertex detector requirements

- First layer close to the IP
- Low material budget
 - Reduced services
 - Low power dissipation
- High granularity
 - Good spatial resolution
- Fast readout
- Radiation hardness





SwitcherB

Row control




AMS/IBM HVCMOS 180 nm
 Size $3.6 \times 1.5 \text{ mm}^2$
 Gate and Clear signal
 Fast HV ramp for Clear
 Rad. Hard proved (36 Mrad)

PXD




DCDB (Drain Current Digitizer) Analog frontend



UMC 180 nm
 Size $5.0 \times 3.2 \text{ mm}^2$
 TIA and ADC
 Pedestal compensation
 Rad. Hard proved (20 Mrad)



DHP (Data Handling Processor) First data compression




TSMC 65 nm
 Size $4.0 \times 3.2 \text{ mm}^2$
 Stores raw data and pedestals
 Common mode and pedestal correction
 Data reduction (zero suppression)
 Timing signal generation
 Rad. Hard proved (100 Mrad)


Use anisotropic etching on bonded wafers to create a thin, self-supporting sensor

- One material: uniform and small thermal expansion
- The DEPFET thickness is a free adjustable parameter






- The material budget must be minimal, no active cooling is allowed inside the acceptance
- The most straightforward solution:
 - Massive structures outside the acceptance to cool down the readout chips
 - The center of the ladder must be cooled using cold air




- Thinner pipe
- Smaller radius
- Lighter materials



PXD Cooling and support structure


Air channels
CO₂ capillaries

- Stainless steel
- Fast sintering
- Coolant: CO₂





Inner layer close to the IP (14 mm)

Additional carbon fibers capillaries to cool the Switchers



- Low material budget cooling
 - Massive structures outside the acceptance to cool down the readout chips
 - The center of the ladder rely on cold air






- Find an optimal cooling solution (T_{env} and T_{cb}) such that:


$$T_{max}(\text{Sensor}) < 30^{\circ}\text{C}$$

$$T_{max}(\text{Chips}) < 60^{\circ}\text{C}$$





- According to these simulations, one can choose whichever combinations for the environment and cooling block temperatures within these ranges

- The new reference to decide the temperatures to be applied is:




- In order to keep the ΔT_{Sensor} minimal, $T_{env} - T_{cb}$ are not free parameters anymore
 - Uniform sensor response
 - Avoid thermal stress (CTE mismatch)






Just a gentle air flow (2 m/s) is enough to decrease and homogenize the temperature distribution

PXD Mockup







PXD Thermal Measurements






Cooling proof of principle

VXD Thermal Mockup







DEPFET Mechanical Petals




Power Pulsing



Mechanical DEPFET ladder sample
Study of the thermo-mechanical properties of thin sensors with a pulsed power supply






Power pulsing supply



Supply pulsed power with ILC duty cycle and monitor temperature

- Ladder responds to sudden power-up with 2-4 s time constant
- Average temperature for nominal power and 1/25 duty cycle settles around +2 degrees (no active cooling)






- Start with oxidized handle wafer



- Define lithographically μ -channels, etch oxide






- Etch micro-channels, blind via






- Bond prepared top wafer as usual
- Finish SOI wafer (“Cavity SOI”)
- top wafer for DEPFETs
- Handle wafer with μ -channels under ASICs




- Handle removed in sensitive area
- Channels exposed after cutting



Inlet and outlet: $\sim 350 \mu\text{m}$ deep, $400 \mu\text{m}$ wide




OD 360 µm PEEK Tubes




- Max mass flow= 0.1 l/h (2.5 bar)
- Water at room temperature
- DCD/DHP active only


Initial: Everything's cold




- Room temperature

Power On – Cooling Off








Temperature gradient observed


$\Delta T \sim 10 \text{ }^\circ\text{C}$

↳ Nothing unexpected, though...


- 5W @ DCD/DHP
- Mass flow= 0.1 l/h (2.5 bar)
- Water at room temperature




Time Evolution Temperature




Time Evolution Temperature



Mass Flow Impact




Mass Flow Impact





- The DEPFET collaboration aims to develop an ultra-transparent solution for vertex detectors at Belle II and ILC
- A special thinning technique yields a self-supporting frame that requires no external support structure
- In the all-silicon ladder concept the material in the active region stays within a tight budget of $0.15\% X_0/\text{layer}$
- DEPFET samples for ladders and petals have been produced and submitted to thermo-mechanical tests, proving the feasibility of the cooling concept
- The first tests on ladders with integrated micro-cooling circuits show that this novel cooling scheme holds great promise



Thank you





Cross Check Nominal Cooling Option




- Non-MCC option for x-check
- Cu Cooling Block + Lab chiller

Velocity Profile







CO₂ Case: Simulation



PGW6040 Case: Simulation

PGW6040: 60% Propylene Glycol, 40% Pure Water







Aluminum layer with resistor meanders on 75 μm thin top wafer


Starting Point









Coolant Flowing







First Prototype Production

- 5 wafers with PXD9 thermal dummy layout
- Various channel geometries
- 1 wafer laser cut
- 4 more wafers before cutting
- Thinning of sensitive region









- CO₂ cooling the end of the ladders
- The detector is flushed with cold nitrogen


Temperature profile in the sensor region



The results obtained match the simulations




Variation of temperature with air injection speed.



Sensor Deformation


- Stress due to CTE mismatch PCB-Silicon
 - ↳ No cooling (room T)
- Not an issue for the final production

CO₂ Cooling Plant





- Connected (only) to the SVD
- Additional close loops with heaters for tuning

Hybrid6 Installation




TB Cooling Block






BGA Model simplification




Real life

Time consuming!




Thermal conductivity weighted by the diameter




Simple model k_{weight}


$$k_{weight} = 57 \frac{W}{m \cdot K}$$




$$k_{eff} = 6 \frac{W}{m \cdot K}$$




Simplest model implemented in the simulation





Reproduced results!




- Convection

- Air is the best option to cool the center of the ladder
- Saturation at high speeds


- Conduction

- No big influence in the center
- Needed to prevent the DCD heat to enter into the sensitive region




- The air flowing is an effective mechanism to cool the center of the module
- Once the air is blowing, the T varies slow, independently of the speed (at this range).

- WARNING the design is strongly correlated to the beam time-structure



➤ Impact on the Vertex Detectors:

- Beam structure allows for power pulsing
 - Switching of the detectors between bunch trains (power cycling)
 - Air cooling → Minimal material budget
- Bunch disambiguation
 - Readout not possible in 337ns → Time slicing instead of time stamping



- The material budget must be minimal, no active cooling is allowed inside the acceptance
- The major amount of heat is dissipated in the readout chips, at both ends of the ladder
- The most straightforward solution:
 - Massive structures outside the acceptance to cool down the readout chips
 - The center of the ladder must be cooled using cold air