

Design of a Front-end ASIC for Single Crystal Diamond Sensors

Application as Beam Condition Monitors in CMS and LHC

Dominik Przyborowski¹, Jan Kaplon², Vladimir Ryjov², Wolfgang Lange³


¹AGH University of Science and Technology, Cracow, Poland; ²CERN, Geneva, Suisse; ³DESY, Zeuthen, Germany

Design goals

- 2 – 5 pF detector capacitance range
- ~ 10 fC linearity range
- ~ 50 mV/fC of charge gain
- Equivalent Noise Charge < 1000e⁻
- Quasi-Gaussian shaping with T_p and FWHM < 10 ns
- Fast baseline recovery after overdrive signal
- Hi-performance output buffer (100Ω & 10 pF load)

Architecture

- IBM CMOS8RF 130nm technology,
- number of safety diodes added to protect against transient overvoltage (to reach the amplifier bandwidth, circuit is built with thin oxide devices supplied with 2.5V instead of nominal 1.2V) – high voltage enabled design[1]




The front-end channel contains:

- Fast transimpedance preamplifier with active feedback[2]
- Cherry-Hooper shaper amplifier[2]
- Single-to-Differential converter with output buffer

Input transistor current ~ 300μA, g_m ~ 7.5 mS

Output stage




- Class AB Push-Pull operation
- ~ 9 mA output current capability (limited by safety diodes)
- ~ 10 mW of power consumption

Fabricated prototypes

Die size: 5.6 × 2 mm², 4 channels per ASIC


Channel size: 860 × 80 μm²

220 × 60 μm² (preamp + shaper) & 490 × 80 μm² (output stage)




Performance measurements

1 Pulse Shapes for MIP response




1st channel, $C_{det} = 4.9$ pF




3rd channel, $C_{det} = 2$ pF

2 Linearity and gain





4 channels, C_{det} var







1st channel, $C_{det} = 4.9$ pF



3 Noise performance



4 Large signal response for various FEE settings – Q_{in} 60 fC



5 Full chain tests (sensor + FEE + AOH) – 3 fC injected from pulse generator



Summary

- Fabricated prototype is fully functional
- Power consumptions ~ 11 mW
- Regulated charge gain – 50 mV/fC default

- Both T_p and FWHM are below 10 ns for various settings and C_{det}
- Equivalent Noise Charge below 800 e⁻
- Return to baseline below 25ns without undershoot is possible

[1] Pui-In Mak, R. P. Martins: *High-/Mixed-Voltage RF and Analog CMOS Circuits Come of Age*. IEEE Cir. and Sys. Mag., vol. 10, no 4, pp. 27–39, 2010.

[2] J. Kaplon, M. Noy: *FEE for SLHC Semicon. Trackers in CMOS 90 nm and 130 nm Proc*. IEEE Tran. on Nuc. Sci., vol. 59, no 4, pp. 1611–1620, 2012.