
The GBT-FFGA project (One unified core for multiple users)

Following a study made in 2009 to implement the GBT SERDES in Stratix II and Virtex 5 FPGAs, a GBT-FPGA project was launched \rightarrow GBT_TX_0 to provide GBTx users with a "GBT Starter kit" (a VHDL-based IP core) either to allow communication with the GBTx high-speed ► MGT D link from the counting room or to emulate part of the GBTx chip in an FPGA for test purpose. It will provide two types of → GBT RX D implementation for the transmitter and the receiver ("Standard" and "Latency-Optimized") as well as the three available encoding schemes proposed by the GBTx serializer/desrializer ASIC ("GBT-Frame" (Reed-Solomon), "Wide-Bus" and "8b10b"). In addition, some example designs will be provided for the most common FPGA development kits.

GBT-Frame



Data frame & Encodings

The GBT-FPGA supports the three available encoding schemes proposed by the GBTx: The "GBT-Frame" adopts the Reed-Solomon that can correct bursts of bit errors caused by Single Event Upsets (SEU). This encoding scheme can be used for Data Acquisition (DAQ), Timing Trigger & Control (TTC) and Experiment Control (EC).

120bit@40MHz (4.86bps)

User Data (D)

Forward Error Correcti

highlighting its major components. On the off-detector side, a Back-End (BE) FPGA-based board loading the GBT-FPGA firmware acts as the single-connection point with the detector, transmitting Timing, Triger and Control (TTC) and Experiment Control (EC) data to the Front-End (FE) as well as receiving and forwarding detector data to the central data acquisition (DAQ). On the on-detector side, the GBTx serializer/deserializer (SERDES) ASIC forwards the TTC information to FE ASICs and reads them out through low-speed (80, 160 or 320 Mbps) electrical


GBT Bank

CLKS I


GBT TX

GBT RX I

links named E-links. The physical link between the BE and the GBTx ASIC is known as the "Versatile Link" (VL), a high-speed (4.8 Gbps) optical link which its major component is a custom plug-in module performing optical-to-electrical conversion (and vice versa) named the Versatile Link transceiver (VTRx). It is important to mention that only custom parts are used on-detector since they have to cope with extremely high radiation levels.



CLKS O



Slow Contri (SC)

• Multiple Roles: - Back-End connection point with GBTx - GBTx emulation - Versatile Link fanout


("GBT-Frame" (Reed-Solomon), "Wide-Bus" and "8b10b") and the two types of optimization ("Standard" and "Latency-Optimized"), may be selected at implementation time through a single file (GBT User Configuration File).

GBT Bank Module CLKS_I -----→ CLKS O GBT_TX_I ------🔶 GBT TX I

GBT Bank MGT I -----→ MGT D GBT_RX_I ---- \rightarrow GBT_RX_D

GBT Bank Instantiation (VHDL)


<pre>gbtBank_1: entity work.gbt_bank generic map (</pre>	
GBT_BANK_ID	=> 1)
	<pre>=> to_gbtBank_1_clks, => from_gbtBank_1_clks,</pre>
	=> to_gbtBank_1_gbtTx, => from_gbtBank_1_gbtTx,
—	=> to_gbtBank_1_mgt, => from_gbtBank_1_mgt,
	=> to_gbtBank_1_gbtRx, => from_gbtBank_1_gbtRx



Example Design Besides the firmware of the GBT Bank, the GBT-FPGA project delivers example

designs for some FPGA-based cards and the most common FPGA devkits.

These example designs consist of a GBT Bank implementing one GBT Link. The TX is connected to a pattern generator whilst the RX is connected to a pattern checker. The GBT Link may be connected in loopbak but also to any other GBT compatible device. The control 🛛 🖵 of the example design is done through a PC using HDL cores and software provided by the FPGA vendors (Xilinx's ChipScope and Altera's In-System Sources and Probes/SignalTap II).



Standard vs Latency-Uptimized

Trigger related electronic systems in High Energy Physics (HEP) experiments, such as Timing Trigger and Control (TTC), require a fixed, low and deterministic latency in the transmission of the clock and data to ensure correct event building. On the other hand, other electronic systems that are not time critical, such as Data Acquisition (DAQ), do not need to comply with this requirement. The GBT-FPGA project provides two types of implementation for the transmitter and the receiver: the "Standard" version, targeted for non-time critical applications and the "Latency-Optimized" version, ensuring a fixed, low and deterministic latency of the clock and data (at the cost of a more complex implementation). With the purpose of providing a graphical comparison



SVN rep	OSILOPY GBT-FPGA SVN
he source files, documentation and TCL scripts of the GBT-FPGA project are	URL: https://svn.cern.ch/reps/ph-ese/be/gbt_fpga - Repository
available on a CERN subversion (SVN) repository and supported by the nembers of the GBT-FPGA team. To access the SVN repository, the user	https://svn.cern.ch/reps/ph-ese be amc_adio amc_glib amc_test bert boardid fc7
nay use any of the numerous open source SVN clients (e.g. TortoiseSVN).	gbt_fpga branch tags trunk

f both architectures, the different components that are optimized on the Latency-Optimized version, in order cachieve a fixed, low and deterministic latency are highlighted in green colour in the figure labelled "GBT Bank		
iagram".	Standard	Latency-Optimized
Latency	Non Fixed, Higher & Non Deterministic	Fixed, Low & Deterministic
Logic Resources Utilization	Low	Low
Clocking Resources Utilization	Low	High
Clock Domain Crossing	Don't Care	Critical
Implementation	Simpler	Complex

- Xilinx Virtex 6 (GLIB, ML605) - Xilinx Kintex 7 (FC7, KC705) - Xilinx Virtex 7 (VC707) - Altera Cyclone V (SAT, Cyclone V GT Devkit) - Altera Stratix V (AMC40)

• Encodings & Optimizations: - Encodings: GBT-Frame, Wide-Bus - Optimizations: Standard, Latency-Optimized

• To do: - Finalize 8b10b encoding scheme - Implement New Versions (Artix 7?, Microsemi?, etc.) - Different studies (Latency measurements, etc.)

