


CMS Phase 1 Pixel Upgrade




Karl Ecklund
19 March 2014

ACES 2014
Fourth Common ATLAS CMS Electronics Workshop



RICE

CMS Pixels Present → Upgrade



Targets of Pixel Phase 1 Upgrade: Installation 2016-17 EYETS

- Baseline $L = 2 \times 10^{34} \text{ cm}^{-2} \text{ sec}^{-1}$ & 25ns → 50 pileup
- Tolerate $L = 2 \times 10^{34} \text{ cm}^{-2} \text{ sec}^{-1}$ & **50ns** → 100 pileup , with reduced performance
- Survive Integrated Luminosity of 500 fb^{-1} (Layer 1 $2 \times 250 \text{ fb}^{-1}$)
- Strategy of evolutionary upgrade with minimal disruption of data taking
- Same detector concept but **higher rates for ROC, data link & DAQ**
- More Robust tracking 3→4 pixel hits (e.g. future tracking point losses in strip system)



RICE System Parameters: Present & Upgrade



<u><i>Parameter of Pixel System</i></u>	<u><i>Present</i></u>	<u><i>Phase 1 Upgrade</i></u>
# layers (tracking points)	3	4
beam pipe radius (outer)	29.8 mm	22.5 mm (LS1)
innermost layer radius	44 mm	29.5 mm
outermost layer radius	102 mm	160 mm
pixel size (r-φ x z)	100μ x 150μ	100μ x 150μ
In-time pixel threshold	3400 e	1600 e
pixel resolution <r-φ> x <z> _{η=0-2.5}	10μ x 28μ	10μ x 28μ (or better)
cooling	C ₆ F ₁₄ (monophase)	CO ₂ (biphase)
material budget X/X ₀ (η=0)	6%	5.5%
material budget X/X ₀ (η=1.6)	40%	20%
pixel data readout speed	40MHz (analog coded)	400Mb/sec (digital)
1 st layer module link rate (100%)	13 M pixel/sec	52 M pixel/sec
ROC pixel rate capability	~100 MHz/cm ²	~580 MHz/cm ²
control & ROC programming	TTC & 40MHz I ² C	TTC/TCDS & 40MHz I ² C


FED upgrade is required:

- More modules & optical readout links
 - 3→4 layers (768→1184 modules), 2→3 disks (192→672)
- Higher luminosity & data rates from modules (25 ns, 50 ns)
- Higher output rate to Central DAQ
- New 400 Mbps digital protocol for readout links

FEC upgrade considered as an option (c.f. TDR):

- Control & Clock/Trigger distribution unchanged
- Can initially operate with present VME-based system
 - Stock of VME FECs and parts is (very) limited
 - Additional control links needed for FPix
- Would improve configuration time & SEU recovery

Modules



Minimal ROC changes to improve existing Column Drain Architecture; 250nm CMOS (IBM)

Upgrade ROC must be capable for :

- increased luminosity by LHC machine $\sim 2 \times 10^{34}$
- higher pixel rates due to reduced Layer 1 radius ($r_{L1} = 30$ mm)
- higher data output rate capability due to 50ns LHC operations
- reduced sensor signals due to irradiation (L1 sensor $\sim 250 \text{fb}^{-1}$)

ROC changes: (reduce data losses from e.g. buffer overflows)

- increase DC time-stamp- / data-buffers 12 / 32 \rightarrow 24 / 80
- ROC internal token passage & double buffered (64) readout
- **160 Mbit/sec digital readout** for pixel address & pulse heights
- ROC level 8-bit ADC for pixel pulse height digitization
- reduced pixel in-time threshold of **1600e** (present 3400e)

\rightarrow *PSI46dig_v2* submitted Oct. 2013 ; works well in beam tests, production order soon

PSI46dig+ for Layer 1 ROC *pixel rates* $< 580 \text{ MHz/cm}^2$ (Engineering Run Spring 2014)

PSI46dig+ = Improved ROC with Dynamic Column Drain Cluster (DCDC) architecture & reset free DB operation. Change to internal DC mechanisms, otherwise same from outside




Reticle of PSI46dig V2.1

Token Bit Manager



Rutgers
250nm CMOS IBM



TBM manages readout of ROC token rings & defines data packets

- Passes L1A, caches triggers, manages RO token, adds TBM header/trailer

400 Mbps Output:

- Data Keeper Interleaves two 160 Mbps ROC chains to 320 Mbps output
- 4B/5B NRZI encoding (\rightarrow 400 Mbps) for balanced code on optical link

Fast 40 MHz I2C interface for programming ROC parameters

Layer 3,4 & Fpix: TBM08 single output; Layer 1,2: TBM09 dual output

TBM08 prototype run & testing complete; TBM08a/TBM09 preseries March 2014



RICE[®]

FED Main Functions



- Receive **TTC** for BX Clock/L1A/B-channel
- Receive (asynchronous) **optical input** on 12-ch ribbons
- **Decode digital pixel data @ 400 Mbps 4B/5B NRZI**
 - DeMux & decode 2 TBM/ROC chains per input channel
- **Buffer event fragments** from each channel
- Assemble event fragments from same trigger, encode & **transmit to central DAQ**
- **Handle exceptions** from input channels
- State machine for **TTS feedback** to central trigger/DAQ
 - Ready, Busy, Warn, Out-of-sync, Error
- **Local DAQ readout** via subsystem CPU access
- **Diagnostic monitoring** during data taking via subsystem CPU

- **Handle Exceptions from input channels**
 - (While maintaining synchronization with central DAQ)
 - Timeouts for missing data
 - Overflows for too much data
 - Detect Out-of-sync: TTC event# \neq TBM event#
 - Disable problematic channels & recover automatically when possible
 - Detect TBM header/trailer error conditions
- **State machine for TTS feedback to central trigger**
 - Busy, Ready, Warn, Error, Out-of-sync
 - N.B. present use of Warn for fast resets & adjustable thresholds for OOS, Busy



RICE[®]

Phase 1 FED Concept




- Meetings & Workshops in 2012-2013
 - Requirements, use cases, (re)evaluate options (VME | uTCA)
 - Concept: double-width uTCA AMC
 - 4x 12-ch optical receiver on FMC
 - FPGA for decoding, buffering, event building
 - 2x 10 Gpbs optical output
- Plan for uTCA FED reaffirmed in August 2013
 - Build on synergy with uTCA developments in CMS & present pixel FED experience
 - Hardware – CERN/ESE group based on FC7
 - Firmware – Vienna, Strasbourg
 - Vienna – front-end fw: decoding incoming data, error handling
 - Strasbourg – back-end fw: event building, DAQ-links
 - Involve other pixel groups on online software, system tests, production testing
 - CERN-CMS, Cornell, FNAL, KSU, Rice, Vanderbilt & Others




RICE FC7 Platform


- FMC Carrier Xilinx Series 7
 - Jointly developed at
 - Imperial College (Mark Pesaresi) and
 - CERN/ESE (Paschalis Vichoudis)
- Double-width uTCA AMC
 - Kintex 7 FPGA (XC7K420R/480T)
 - 400k logic cells, 30Mb RAM
 - 400 std IO, 32 GTX, rates to 10Gbit/s
 - Two FMC connectors
 - Host optical transceivers
 - MMC, 4 GB SRAM, uSD card
- R0b prototypes tested
 - GTX MGTs working well at 10 Gbps
 - FMC connections as intended
 - MMC, core firmware in place
- R0b now in production for TCDS upgrade
- R0b FC7s for pixel DAQ development
- Refined design (if needed) for pixel FED/
FEC production 2014-2015
- Pixel requirements & firmware
 - CERN, Strasbourg, Rice, Vienna, Kansas State




Kintex 7 FPGA Two FMC for optical links



- FED & FEC would use FPGA Mezzanine Cards to mount optical components
- First RX prototypes ready:
 - FMC with 2x 12-way optical receivers (FITEL)
 - Testing of Fitel Rx underway @400 Mbps
- DAQ link adds SFP+ to FMC
 - 10 Gbps DAQ link implemented by CMS-DAQ group as fw block
 - Also used by AMC13xg
- FC7-based FED with two FMCs would host four 12-ch receivers & two 10 Gbps SFP+ TRx for central DAQ



FITEL receiver on socket with heat-sink
 Also can be mounted directly on PCB
 Note fiber pigtail to front-panel connector





FED Input Link Data Rates



- Number of Links chosen to manage expected data rates
- Full Geant 14 TeV MC simulation @ 2.5 E34 25 ns & 50 ns
 - Note 2.5E34 taken for estimates here

Location	# Links/2x8 Module	Link Rate 25 ns BX	Link Rate 50 ns BX
Layer 1	4	140 Mbps	269 Mbps
Layer 2	2	78 Mbps	137 Mbps
Layer 3	1	81 Mbps	133 Mbps
Layer 4	1	57 Mbps	85 Mbps
Inner Rings	1	129 Mbps	231 Mbps
Outer Rings	1	68 Mbps	107 Mbps

Layer 1 Limits:
15% Margin
@ 2.5E34 50ns

Note: Links saturate at 320 Mbps & will give dead-time sometime before



Estimated Output Rates



- L=2.5E34 25/50 ns
- Full Geant simulation
- Averages for 12-ch receivers
- Natural groupings of 2*12-ch inputs to one output link
- 5 Gbps marginal
 - **No** link overhead included
- Specify 10 Gbps
 - Capable for saturated input links: FED not a bottleneck
 - Central DAQ FERROL upgrade (LS1) will support
- Avg. Event Size (2*12-ch)
 - BPix 2430/4860 bytes
 - FPix 2500/5000 bytes
 - ~2/4 Gbps (per link)

Layer	12-fiber Evt size (kB)	12-fiber Rate (Gbps)
1	2.48/4.96	1.98/3.99
2	1.14/2.28	0.91/1.82
3	1.01/2.02	0.81/1.62
4	0.54/1.08	0.43/0.80
Din	1.99/4.04	1.59/3.23
Dout	0.78/1.55	0.62/1.24


2*12-ch Avg	Output Rate 25/50ns (Gbps)
L1+L4	2.42/4.84
L2+L3	1.72/3.42
Din+Dout	2.21/4.47
Dout+Dout	1.24/2.48



RICE Vienna FED Deserializer Card



- Test boards with Zarlink 12-ch receiver & FPGA developed in Vienna for phase 1 FED R&D
- Mounts on present VME FED (conversion kits)
 - Firmware development: analog link → digital link
 - Tests of digital data transmission
 - successful with emulated data
 - same firmware used in first tests of digital modules – works!
 - Deserializer firmware ported to VHDL and Xilinx for uTCA/FC7
- Used for system tests & production testing with VME systems



Helmut Steininger (HEPHY)

- FEC types
 - TK-FEC – communicates with CCU via DOH
 - PX-FEC – communicates with TBM via mDOH
 - Same hardware, different firmware
- VME Option
 - Keep present system & expand # channels (FPix)
- uTCA Option
 - Kept in planning, may be installed later (LS2)
 - Based on same FC7 board as FED
 - Optical mezzanine boards from TCDS upgrade
 - Prototype hardware and CCU firmware in progress at Strasbourg
 - Pixel firmware development in US (KSU, Rutgers)




RICE

Pixel FED & FEC FMCs




- FMC with 8x 2-way optical SFP transceivers could be mapped to 4 Digital Opto Hybrids
 - From the TCDS upgrade project
 - SFP is 1Gbps Ethernet, but works at lower data rates
 - 2 FMC/FC7 → Call this FEC₈
- QSFP optical TRx option under investigation
 - 10GbE parts must be qualified for lower data rates
 - Mounting four on FMC would double # DOH on each uTCA FEC to 16 → FEC₁₆

uTCA FEC option FC7+FMCs



TCDS upgrade 8x2 way SFP FMC
Suitable for FECs




Commercial dual QSFP FMC



RICE Pixel Phase 1 Pilot System



- Space, infrastructure, mechanics & cooling to install at location of third forward disk in present detector
- Will install a small pilot system during LS1 in 2014 to test new phase 1 modules and readout electronics





RICE[®]

Pixel Phase 1 Pilot System




- Two assemblies each with 4 modules (2 blades)
 - DC-DC converters on one assembly
 - Conventional powering for the other

2x8 module
Approximate
Phase 1 FPix geom.
 $r \sim 6\text{--}13\text{ cm}$

FPix cooling channel
Half-Disk mechanics

FPix-style readout
Using prototype
Phase 1 electronics




Essential *in situ* test of phase 1 electronics; leads development for full phase 1

- New phase 1 pixel detector for operation in 2017
 - Improved tracking performance at higher luminosity
 - 3→4 pixel tracking points
 - Frontend ASICs & DAQ upgraded to match requirements
- Frontend ASICs (ROC/TBM) nearing final production
 - First modules working
- DAQ backend electronics under development
 - New uTCA FED with 400 Mbps input 10 Gbps output
 - New uTCA FEC option leveraging FED development
- Small Pilot system installed in CMS during LS1 to pave the way for full system integration and fast commissioning in 2016-2017 during EYETS



Additional Material

- Full simulation of phase 1 geometry CMSSW
 - Combine minbias and signal sample (t tbar as proxy)
 - @ $2E34 \text{ cm}^{-2} \text{ s}^{-1}$ 25 ns bunch spacing:
 - 50 pileup events
 - @ $2E34 \text{ cm}^{-2} \text{ s}^{-1}$ 50 ns BX
 - 100 pileup events
 - L1A rate = 100 kHz
- Measure average data rate on POH-FED links



J. Zabel (Rice)

Conclusions:


Hit rate in inner rings ~ layer 2

Requires 1 fiber/module on inner ring

Hit Rate Layer 1



Simulated (25ns BC) Pixel Hit Rate (Hits/cm²/s) per ROC for Layer 1



Average:
525 MHz/cm²

Range:
390- 600

Each bin is one ROC


Z

Visible Ladder structure
Z dependence from cluster size

Hit Rate Layer 2



Simulated Charged Particle Fluence (Hits/cm²/s) per ROC for Layer 2



Each bin is one ROC


Z

Visible Ladder structure
Z dependence from cluster size

Hit Rates Disk 1



Simulated (25ns BC) Pixel Hit Rate (Hits/cm²/s) per ROC for Disk +1



Average:
70 MHz/cm²
Inner 105
Outer 39

Range:
Inner 50–200
Outer 13–63


Inner Ring Outer Ring Inner Ring Outer Ring
Each bin is one ROC

Hit rates similar on all 3 disks
Strong radial dependence

Hit Rates Disk 3




Simulated (25ns BC) Pixel Hit Rate (Hits/cm²/s) per ROC for Disk +3



Average:
77 MHz/cm²
Inner 104
Outer 40

Range:
Inner 50–200
Outer 12–65



- Module emulator
 - ROC test board + modified firmware (ROC/TBM emulator)
- Optical signal chain
 - POH prototype
- VME FED + daughter board
- Purpose
 - Tests of digital FED
 - Tests of digital data transmission
 - Online software development for pilot system





LICE[®]

uTCA Status



- FED & FEC based on FC7
 - FMCs for optical Rx, TRx
- FC7: New version R0b
 - At CERN for testing (IC&CERN)
 - FMC connection & devices work
 - Testing & core fw/sw dev continues
 - Boards for FED prototypes to Strasbourg at end of March
- FED firmware:
 - TBM Deserializer ported to Xilinx in Vienna now at Strasbourg
- FEC-CCU firmware (Strasbourg):
 - VHDL translation works on mFEC
 - Ready for implementation in Virtex 6 & testing on GLIB



Strasbourg/CERN/HEPHY



CMS-approved
Vadatech uTCA
“Crate”

- Compact crates: 12 “double-wide” Advanced Mezzanine Cards (AMC)
- Power supply, Controller hubs
- High-speed serial connections on fabric backplane
 - PCIe, GbE, SATA, & custom
- Emerging standard for CMS & HEP

- Double width AMC
- Fast Serial I/O
 - Two GbE
 - Two PCIe2.0 x4 lanes
- Virtex 6 FPGA
- 72 MB memory on board
- JTAG & CPLD
- 4 SFP+ optical links
 - Bidirectional 6.5 Gbps
- Two FPGA Mezz. Cards (FMC)
 - 4x6.5 Gbps
 - 80 FPGA connections
- R&D platform for pixel FEC
 - FMC(s) for optical receivers

CERN GLIB – gigabit link interface board
uTCA crate or bench top with PC via e-net

Successor project FC7 with Xilinx series 7 FPGA
In development 2013 (UK/CERN)

