

LHCb Upgrade


Electronics Status & Outlook

on behalf of the LHCb collaboration


Upgrade philosophy

Electronics Architecture

Review of electronics R&D




Bunch crossing rate	40 MHz *
L0 trigger rate	1 MHz average
L0 trigger latency	4 μ s fixed (160 BXs)
Event readout time	900 ns
Event rate to DAQ	1 MHz




No 'front-end' trigger, Event rate to DAQ nominally 40 MHz

Current



Upgrade



..... actually, can we afford it?

Trends in high speed optical data transmission

1Gbit/s 10Gbit/s 40Gbit/s

→ →

..... and strong programme for rad-tolerance

..... and trends in embedded links in FPGAs

Upgrade installation in LS2

Data compression on front-end driven by cost:


no compression	~ 80,000 links (4.8 Gb/s)	20 MCHF
compression	~ 12,500 links (cf 8,000 today)	3.1 MCHF

NB: Compression (zero-suppression) currently done in off-detector FPGAs:


careful balance of complexity vs robustness
needed a few iterations get it right !


=> Aim for flexibility + scale-ability in upgrade




New compact link offers combined Data, TFC, ECS



Need UP bandwidth \gg DOWN bandwidth
 \Rightarrow Combine TFC+ECS; **Separate Data**










Review of electronics R&D

(non-exhaustive)



26 planes of sensor tiles
5.1mm to beam



FE Electronics in VeloPIX chip:


55 μm pixels, 256 x 256 array
130 nm CMOS
Binary readout
Development of TimePIX3

Matrix = 128 x 64 super-pixels

tracks per 25ns





Hottest chip:
16 Gbit/s of data




Four serialisers per chip @ 5.12 Gbit/s

4 planes of 16 staves



SALT chip in 130nm CMOS




Prototype 6-bit SAR, 0.35 mW @ 40 MS/s





Mats of 2.5m, 250 μ m fibres



SiPM array






PACIFIC chip in 130nm CMOS
 Digital processing in FPGA (SRAM or FLASH)



4,500 64-channel PMTs

CLARO chip in 0.35 μm





FPGA for digital processing (SRAM)

Low occ. regions => Zero Suppression
 High occ. regions => no Zero Suppression

8000 PMTs

ICECAL chip in 0.35 μm





FPGA for digital processing (FLASH)

MUONS (MWPCs)


Re-use front-end ASICs on chambers (CARIOCA + DIALOG)

New 'Off-detector' cards with new chip nSYNC




Generic Link: GBT chips + Versatile Link + commercial components

Duplex Master Control Link (2,500)



config TFC
FrontEnd
data

Simplex Data Link (12,500)



Ken Wyllie, CERN

ACF-18th March 2014

GOAL: Generic FPGA-based hardware for many tasks:


- TELL40 for Data
- SOL40 for ECS/TFC
- TRIG40 for LLT


each with different firmware flavours

1st developments focussed on ATCA + AMC

R&D close to completion


Small production made for lab systems







96 inputs @ 4.8 Gb → processing in FPGA → 48 10G ethernet ports


Move to PCIe ?



Use PC memory & processors for event building

Choose network interface at last moment (cheapest)





Project across many groups

Centrally coordinated



Common interfaces

User code for data processing

4.8 Gbit/s





10/40 Gbit/s
Ethernet or
Infiniband

100 Gbit/s
Ethernet or
Infiniband



Short fibre

400m OM4 fibre



All data in a box



Clear architecture concept
with many common items

R&D for sub-detectors is moving well

We rely on new generic developments
(GBT, Versatile Link, DC-DC)

Manpower is improving


Aggressive but feasible schedule.....
Shift of LS2 helps!

At $L = 2(+)\times 10^{32} \text{ cm}^{-2}\text{s}^{-1}$,
beyond 5 fb^{-1} , statistics don't improve much


Big statistical improvement if:

- increase L to 2×10^{33} , AND
- improve efficiency of trigger algorithms

BUT with current L0 trigger:



rate & latency limited by electronics
(1 MHz, 4 μs) => saturation




BUT... efficient trigger decisions require:


- long latencies ($\gg 4 \mu\text{s}$)
- computational power
- data from many (all) sub-detectors (momentum, impact parameter)


⇒ Trigger in software

⇒ Use data from every bunch crossing


⇒ Upgrade electronics + DAQ **for LS2**








Control with synchronised fast commands
eg bunch-counter reset



Latencies will be measured => pre-scaling of commands by S-ODIN

Absolute measurement with:

- pulsed laser
- cosmics
- low intensity LHC beam collisions



↔
100% robust

→
Can allow a small rate of errors
BUT
No loss of synch