

GBT Demo Board

Sophie BARON





12/06/2014

sophie.baron@cern.ch - LHCb Upgrade Electronics Meeting

Concept

- **Reference for further designs**
 - Schematics
 - Layout
- **Full scale system test of the GBT chipset**
 - All the GBT chipset ASICs mounted on one single board
 - GBTx
 - SCA
 - VTRx
 - DC-DC
 - Allow extended radiation tests of the full system
 - All the chips located on the same area
- **Characterize the versatile link with the GBTx**
- **Ease the tests of FE chips prototypes with a real GBT chipset**
 - Simple connectivity via HDMI
 - One e-link per HDMI connector
- **Ease beam tests**
 - 100% rad-hard design for beam tests
 - No other active devices
- **Provide a GBTx programmer board**
 - I2C configuration
 - Fuse programming
 - Socket footprint available





GBTx

Preliminary

- **E-links:**
 - **Full payload** down and up for:
 - E-links x4 (160Mbps) with any Mode (GBT, Wide, 8b/10b)
 - E-links x8 (320Mbps) with any Mode (GBT, Wide, 8b/10b)
 - **Half payload** for e-links x2 (80Mbps)
 - Connection to SCA
- **Clocks:**
 - Ref Clk Input for external synchronization
 - 4 TTC Clk outputs for Bunch Clock deskewing and distribution
- **Control:**
 - I2C connection to access the config & status registers
 - Mode & config pins accessible via dipswitch & header
- **Programmation:**
 - Space & footprint to install a socket if needed
 - 3.3V powering possibility for fuse programming

SCA, VTRx & DCDC

Preliminary

- **SCA**
 - IOs:
 - 4 DAC pins => header
 - 32 GPIOs => header
 - 32 ADCs => header
 - Control:
 - JTAG connector => header
 - SPI connector => header
 - 4x I2C ports => header
 - E-link internally connected to the GBTx
- **VTRx**
 - MM & SM pinouts
- **DC-DCs:**
 - Rad Hard modules
 - 2.5V for the VTRx
 - 1.5V for both the GBTx and the SCA

Plan

- Produce a few of these modules for
 - System Testing
 - Radiation Testing
 - GBTx programming
- Provide a validated reference design to users
 - Schematics
 - Layout
- Expected
 - Autumn 2014 (together with the chips)



**NO
MASS
PRODUCTION !**