




First operation of the Level-0 Trigger of the NA62 Liquid Krypton Electromagnetic Calorimeter

Nico De Simone
INFN & University of Rome “Tor Vergata”

for the NA62 LKr L0 Trigger Working Group



The NA62 experiment at CERN SPS



Physics Physics Physics



LHC LS1



**October 2014
1st Physics Test Run
(2 months : low intensity)**




The NA62 experiment at CERN SPS

Goal: precise measurement of $\text{BR}(K^+ \rightarrow \pi^+ \nu \bar{\nu})$

SM prediction: $(0.781 \pm 0.075 \pm 0.029) \times 10^{-10}$

Experiment: $(1.73^{+1.15}_{-1.05}) \times 10^{-10}$

Theoretically clean decay \rightarrow precise SM test




Main backgrounds:

$K^+ \rightarrow \mu^+ \nu \bar{\nu}$ ($\sim 63\%$)

$K^+ \rightarrow \pi^+ \pi^0$ ($\sim 22\%$)

Hermeticity for photons up to 50 mrad.

LKr (1-8.5 mrad) gets 80% of the photons.





The NA48 Liquid Krypton electromagnetic calorimeter

$K^+ \rightarrow \pi^+ \pi^0$ VETO




- 13248 channels.
- $27 X_0$.
- Inefficiency: $< 10^{-5}$ for $E_\gamma > 10$ GeV.
- $\sigma_t = 800$ ps (10 GeV photon).
- $\frac{\sigma_E}{E} = \frac{3.2\%}{\sqrt{E}} \oplus \frac{9\%}{E} \oplus 0.42\%$ [E in GeV]





The TDAQ System

12 sub-detectors, ~ 80000 channels, 25 GB/s raw data (LKr 22 GB/s)



L0 hardware trigger

$$\text{L0} = \overline{\text{CHOD}} * \overline{\text{RICH}} * \overline{\text{LKR}} * \overline{\text{LAV}} * \overline{\text{MUV}}$$

max output rate 1 MHz
max latency 1 ms


L1 software trigger

(sub-detector level)
max output rate 100 kHz
max total latency 1 s.

L2 software trigger

(event level)
max output rate ~15 kHz
max tot. latency = spill period (~ 10 s)


LKr CREAM Readout (414 boards)





The motherboard: TEL62

Trigger EElectronics for NA62






Update from TELL1, general purpose data acquisition board developed at EPFL for the LHCb experiment:

- 8x computational power
- 20x buffer memory
- Higher connectivity

Developed at INFN Pisa:

- 9U Eurocard size
- 4+1 Altera Stratix III FPGAs
- 2-4 input mezzanine cards
- 1 output mezzanine (e.g. Ethernet)
- PCI bridge to on-board PC.



3.7 Gbps / ch



→ L0 Trigger Processor

In the Test Run the system will be smaller:

6 FE (inner calorimeter) → 1 concentrator

FRONTEND
LAYER

1st CONCENTRATOR
LAYER

2nd CONC.
LAYER

LKr L0 Trigger: performance requirements in the worst case scenario




- From simulation:
 - max avg instantaneous hit rate = **30 MHz**
 - 3 times higher in calorimeter center → **90 MHz**
- Worst case:
 - each hit produces a cluster;
 - each cluster is large (256-cells).

Max Peak Rate on each FE FPGA = **4.2 MHz.**

Worst-case bandwidth requirement FE → concentrator:

1.4 Gbps (3.7 Gpbs available)

TELDES: LKrL0 Input DESerializer





- Developed at INFN Perugia, deserializes data from Calorimeter Readout Modules.
- 2 TELDES boards per each Front-End TEL62:
 - 32 channels per TEL62;
 - 896 total.
- LVDS signals over Ethernet cables (640 Mbit/s per channel).




TELDES: Firmware

- 40 MHz 1:16 Deserializer
→ 640 Mbps.
- Embedded clock
(1 start + 1 stop bits).
- Deserializer recovers clock
(RCLK) and data (ROUT).
- Firmware monitors deserializer
lock, clock, equalizer rxon signals.






TELDES: testing



CREAM



TELDES on TEL62


Data sent from CREAM to TEL62, checking signal lock and data values.

Unshielded cables easily pickup EMI noise → lock loss.


Good quality SFTP Cat. 6 cables are needed for a stable link.

Internal Transmission links


- 24 bit double edge inputs (48 bits per clock cycle).
- Serialization over 8 LVDS streams.
- Clock transmitted in parallel over a 9th LVDS link.
- 66 MHz to 133 MHz input clock → 3.2 to 6.4 Gbps.
- Optional DC balancing and pre-emphasis.




TI DS90CR485



TI DS90CR486








The Tx mezzanine

- 2 links, 2 DS90CR485.
- Stratix II for chip control, data buffering and DDR output.
- One external reference clock per each serializer:
 - Latches DDR data at serializer input.
 - Clocks transmission logic in the Stratix II.

Eye diagram at 100 MHz (PRBS23) at serializer input







The Rx mezzanine

- 4 links, 4 DS90CR486.
- Link quality (BER) dependent on:
 - Clock frequency.
 - Deskew quality (not constant).
 - Cable, connectors, soldering quality.
- Firmware:
 - Checks deskew.
 - Implements ECC.


Eye diagram at 100 MHz (PRBS23)
at PP FPGA input (deserialized data)



– Aix en Provence




Internal Transmission: firmware



- 3 operational modes:
- a) deskew – at power up / reset;
 - b) normal – for trigger;
 - c) Bit Error Rate Test – periodically.



Internal Transmission: firmware




3 operational modes:

- a) deskew – at power up / reset;
- b) normal – for trigger;
- c) Bit Error Rate Test – periodically.




Internal Transmission: firmware



- 3 operational modes:
- a) deskew – at power up / reset;
 - b) normal – for trigger;**
 - c) Bit Error Rate Test – periodically.



Internal Transmission: firmware



- 3 operational modes:
- a) deskew – at power up / reset;
 - b) normal – for trigger;
 - c) **Bit Error Rate Test – periodically.**

Internal Transmission: BERT

Test result:

1) Up to 85 MHz:

$\text{BER} < 10^{-15}$ (no error)


with no error correction from ECC.

2) At 100 MHz:




$\text{BER} < 10^{-15}$ (no error)

with single error corrections ($\sim 10/\text{s}$)
and no double error detection.

The Test Run in October will start
with 70 MHz.



Front-End layer: PP FPGA Firmware



FPGA Resources Utilization (Front-End PP)



0 NIOS		8 NIOS
Device	EP3SL200F1152C4	EP3SL200F1152C4
Timing Models	Final	Final
Logic utilization	22 %	42 %
Combinational ALUTs	15,313 / 159,120 (10 %)	41,085 / 159,120 (26 %)
Memory ALUTs	2,072 / 79,560 (3 %)	2,072 / 79,560 (3 %)
Dedicated logic registers	28,660 / 159,120 (18 %)	48,579 / 159,120 (31 %)
Total registers	28660	48579
Total pins	581 / 744 (78 %)	581 / 744 (78 %)
Total virtual pins	0	0
Total block memory bits	1,370,266 / 9,621,504 (14 %)	1,840,154 / 9,621,504 (19 %)
DSP block 18-bit elements	0 / 576 (0 %)	32 / 576 (6 %)
Total PLLs	2 / 8 (25 %)	2 / 8 (25 %)
Total DLLs	0 / 4 (0 %)	0 / 4 (0 %)



Per each NIOS core:



- 2.5 % logic
- 0.6 % block memory
- 4 DSP

Setup





Peak max and fine-time estimation



Test primitives (Wireshark capture)

Capturing from eth1 (on lkrpn2.cern.ch)

No. Time Source Destination Protocol Info New Column

60 0.000000	10.0.0.10	10.0.0.30	UDP	Source port: 54818 Desti	1
60 0.000006	10.0.0.10	10.0.0.30	UDP	Source port: 54818 Desti	2

Frame 1: 60 bytes on wire (480 bits), 60 bytes captured (480 bits)
 Ethernet II, Src: Woonsang_04:05:06 (01:02:03:04:05:06), Dst: de:fa:00:00:00:00 (de:fa:00:00:00:00)
 Internet Protocol Version 4, Src: 10.0.0.10 (10.0.0.10), Dst: 10.0.0.30 (10.0.0.30)
 User Datagram Protocol, Src Port: 54818 (54818), Dst Port: 58914 (58914)
 Data (16 bytes)


0000	de fa 00 00 00 00 01 02 03 04 05 06 08 00 45 00 E.
0010	00 2c 7e ef 00 00 ff 11 28 aa 0a 00 00 0a 0a 00	. , ~ . . . (. . . .
0020	00 1e d6 22 e6 22 00 18 da e2 ef 7e 72 24 10 00	... " ~r\$..
0030	01 00 29 00 46 00 fb 82 77 47 00 00	..) . F . . wG ..

finetime **position** **timestamp**



Finetime resolution


Preliminary








Energy Resolution (fit max)

Preliminary



Python-based Object-Oriented control system





Conclusions

- LKR L0 hardware tested and ready for commissioning.
- We have good preliminary estimations of finetime and energy resolution of the system.
- Test run goals:
 - commissioning and test of all detector components;
 - aiming at stable data taking.

