

# Design of bandgap reference circuits in a 65 nm CMOS technology for HL-LHC applications

Gianluca Traversi<sup>a,c</sup>, F. De Canio<sup>b,c</sup>, L. Gaioni<sup>a</sup>, M. Manghisoni<sup>a,c</sup>, L. Ratti<sup>b,c</sup>, V. Re<sup>a,c</sup>



<sup>a</sup>Università degli Studi di Bergamo

<sup>b</sup>Università degli Studi di Pavia

<sup>c</sup>INFN

Topical Workshop on Electronics for Particle Physics (TWEPP 2014)

22 - 26 September 2014, Aix en Provence, France

# Outline

- ✓ Introduction
- ✓ Bandgap reference circuit in the 65nm TSMC CMOS technology
  - ✓ Bandgap with Bipolar Transistors
  - ✓ Bandgap with diodes
  - ✓ Bandgap with MOSFETs in weak inversion region
- ✓ Bandgap components:
  - ✓ Startup circuit
  - ✓ Operational amplifier
- ✓ Simulation results
  - ✓ Monte Carlo simulation
  - ✓ Four-Corner simulation
- ✓ Prototype chip
- ✓ Conclusions and future activity


# Introduction

- Voltage references are commonly used in a wide range of applications
  - Embedded in complex systems
  - As stand alone devices
- Stability against temperature, power supply and process variations
- Requirements and trade-offs
  - Output voltage precision (Trimming, Curvature compensation vs test time and complexity) -> no trimming
  - Radiation hardness -> (TID effects, displacement damage) -> problems may arise in bipolar transistors and diodes due to charge trapped in oxide above diode and to bulk damage
    - Bandgap circuits with different devices (BJTs, Diodes, MOS, MOS with EL)
  - Power consumption
  - Load current (class A or AB output stage can be included if needed)
  - Layout area

# Bandgap References

- Output voltage with a low sensitivity to the temperature: combine a voltage with positive TC with a voltage with negative TC
  - Positive TC (PTAT): thermal voltage  $V_T = kT/q$  (+0.086 mV/K) at 300K
  - Negative TC (CTAT): base-emitter voltage  $V_{BE}$  (-2.2 mV/K) at 300K
- Temperature Coefficient (TC):  $TC = \frac{\Delta V_{OUT}}{V_{OUT} \cdot \Delta T}$
- Reference Voltage  $V_{REF} = V_{BE} + mV_T$ 
  - $TC \approx 0 \Rightarrow m = 25.6 \Rightarrow V_{REF} \approx 1.2 \text{ V} (\approx V_{BG})$
- Voltage mode bandgap circuits:  $V_{REF} = V_{BE} + mV_T$ :
- Current mode bandgap circuits:  $V_{REF} = R(V_{BE}/R_0 + mV_T/R_0) = \alpha V_{BG}$

# Voltage Mode (VM) Bandgap References




$$V_A = V_B = V_{BE\_Q1}$$

$$\Delta V_{BE} = V_{BE\_Q1} - V_{BE\_Q2} = V_T \ln(N)$$

$$V_{REF} = V_{BE\_Q1} + \frac{V_T \ln(N)}{R_0} R_1$$

$$m = \ln(N) \frac{R_1}{R_0}$$

# Current Mode (CM) Bandgap References



➤  $V_A$  and  $V_B$  are kept equal by the op-amp


$$I_1 = I_2 = \frac{V_T \ln(n)}{R_0} + \frac{V_{BE}}{R_1} = I_3$$

$$V_{REF} = V_T \frac{R_2 \ln(n)}{R_0} + V_{BE} \frac{R_2}{R_1}$$

$$m = \frac{R_1 \ln(n)}{R_0}$$

$$\alpha = \frac{R_2}{R_1}$$

# Current Mode (CM) Bandgap References



➤  $V_A$  and  $V_B$  are kept equal by the op-amp

$$I_1 = I_2 = \frac{V_T \ln(n)}{R_0} + \frac{V_{BE}}{R_1} = I_3$$

$$V_{REF} = V_T \frac{R_2 \ln(n)}{R_0} + V_{BE} \frac{R_2}{R_1}$$

$$m = \frac{R_1 \ln(n)}{R_0}$$

$$\alpha = \frac{R_2}{R_1}$$


➤ Assuming no channel length modulation

➤ If  $V_{REF} \neq V_{DS-M2} \Rightarrow$  a second op-amp is needed

# Startup Circuits

➤ Bandgap voltage references have two possible operating points => need startup circuits (to avoid  $V_A = V_B = 0$ )


1. Switch driven by a START signal and temporarily closed at power on, thus forcing the op-amp output at the low potential and causing some current to flow in the arms of the bandgap core
2. During power on, a current starts to charge  $C_1$ , current mirror of  $M_{10}$  charges the gate of  $M_{13}$  and turns  $M_{13}$  on.  $M_{13}$  pulls down the gate of the PMOS current mirror ( $V_G$ ), injecting current into the bandgap core. After startup,  $M_{14}$  is turned on, then  $M_{13}$  cutoff. When  $C_1$  is charged a threshold below the power supply voltage,  $M_{10}$  and  $M_{11}$  are cutoff and the power consumption of the startup is zero after startup.  $M_{12}$  discharges  $C_1$  when supply is switched off



# Startup Circuits



➤ Bandgap voltage references have two possible operating points => need startup circuits (to avoid  $V_A = V_B = 0$ )

1. Switch driven by a START signal and temporarily closed at power on, thus forcing the op-amp output at the low potential and causing some current to flow in the arms of the bandgap core
2. During power on, a current starts to charge  $C_1$ , current mirror of  $M_{10}$  charges the gate of  $M_{13}$  and turns  $M_{13}$  on.  $M_{13}$  pulls down the gate of the PMOS current mirror ( $V_G$ ), injecting current into the bandgap core. After startup,  $M_{14}$  is turned on, then  $M_{13}$  cutoff. When  $C_1$  is charged a threshold below the power supply voltage,  $M_{10}$  and  $M_{11}$  are cutoff and the power consumption of the startup is zero after startup.  $M_{12}$  discharges  $C_1$  when supply is switched off






# Operational Amplifier

- Architecture: Two-stage Miller OTA
- DC Gain > 60 dB
- GBW > 60 kHz
- Phase Margin: > 60°
- Bias Current:  $\approx 1\mu A$
- Compensation capacitance: 1.3 pF





Temp. [°C]	V <sub>ICM</sub> [mV]	A <sub>v0</sub> dB	GBW [kHz]	ϕ <sub>0</sub>
-50	894	69.8	62	61
0	826	68.4	144	66
<b>27</b>	<b>788</b>	<b>67.6</b>	<b>176</b>	<b>67</b>
50	756	66.9	200	68
100	683	64.9	243	70
150	610	61.5	269	72

# Current Mode CM Bandgap References in 65 nm CMOS





# BJT Bandgap Performance


- $V_{REF} = 707.5 \text{ mV} @ 27^\circ\text{C}$
- Temperature Range:  $-50^\circ\text{C} \div 150^\circ\text{C}$
- $V_{REF}$  variation  $< 1 \text{ mV}$  ( $\Delta V_{REF} = 0.735 \text{ mV}$ )
- Temperature Coefficient =  $5.2 \text{ ppm/K}$
- Power Supply =  $1.2 \text{ V}$
- Minimum Power Supply =  $1.1 \text{ V}$
- Line Regulation ( $\Delta V_{REF} / \Delta V_{DD}$ ) =  $0.052$
- Power Consumption =  $103 \mu\text{W}$
- $I_2 = 7 \mu\text{A} @ 27^\circ\text{C}$
- PSR =  $-28.55 \text{ dB} @ 1\text{kHz}$



# BJT BGR: Monte Carlo and Four-Corners Simulations





Corner	$V_{REF}$ [mV]	$\text{TC}$ [ppm/ $^{\circ}\text{C}$ ]
FF	702.8	6.93
FS	712.6	5.89
SF	702.2	11.82
SS	713.9	10.16
TT	707.5	5.2




# Diode Bandgap Performance


- $V_{REF} = 706.3\text{mV}$  @  $27^\circ\text{C}$
- Temperature Range:  $-50^\circ\text{C} \div 150^\circ\text{C}$
- $V_{REF}$  variation  $\approx 1\text{ mV}$  ( $\Delta V_{REF-MAX} = 1.02\text{ mV}$ )
- Temperature Coefficient =  $7.2\text{ ppm/K}$
- Power Supply =  $1.2\text{ V}$
- Minimum Power Supply =  $0.95\text{ V}$
- Line Regulation ( $\Delta V_{REF} / \Delta V_{DD}$ ) =  $0.008$
- Power Consumption =  $103\text{ }\mu\text{W}$
- $I_2 = 14\mu\text{A}$  @  $27^\circ\text{C}$
- PSR =  $-33\text{ dB}$  @  $1\text{kHz}$



# Diode BGR: Monte Carlo and Four-Corners Simulations





Corner	$V_{\text{REF}}$ [mV]	TC [ppm/°C]
FF	698.1	10.3
FS	711.4	5.78
SF	701.2	12.65
SS	715.2	8.16
TT	706.3	7.2



# MOS Bandgap Performance

- $V_{REF} = 703.6 \text{ mV} @ 27^\circ\text{C}$
- Temperature Range:  $-50^\circ\text{C} \div 150^\circ\text{C}$
- $V_{REF}$  variation  $\approx 3.5 \text{ mV}$  ( $\Delta V_{REF-MAX} = 3.55 \text{ mV}$ )
- Temperature Coefficient = 25 ppm/K
- Power Supply = 1.2 V
- Minimum Power Supply = 1 V
- Line Regulation ( $\Delta V_{REF} / \Delta V_{DD}$ ) = 0.034
- Power Consumption = 47  $\mu\text{W}$
- $I_{D2} = 6.4 \mu\text{A} @ 27^\circ\text{C}$
- PSR = -28 dB @ 1kHz
- Inversion Coefficient ( $I_{CO}$ ) = 0.03 with  
 $I_Z^* = 0.6 \mu\text{A}$ ,  $(W/L)_{M0} = 366/1$ ,  $(W/L)_{M1} = 8 \times (366/1)$




The actual inversion level of a MOS at a given current, can be expressed by means of the Inversion Coefficient  $I_{CO} = I_D / (I_Z^* W/L)$ , which depends on the characteristic normalized drain current  $I_Z^*$  ( $I_Z^* = 2\mu C_{OX} n V_T^2$ )


$I_{CO} > 10 \rightarrow$  strong inversion region

$I_{CO} < 0.1 \rightarrow$  weak inversion region


# Diode BGR: Monte Carlo and Four-Corners Simulations




Corner	$V_{REF}$ [mV]	TC [ppm/°C]
FF	670.6	81.56
FS	680.5	43.65
SF	727.4	6.65
SS	736.8	18.43
TT	703.6	25.32




# Prototype Chip Layout




BGR with BJTs  $260\mu\text{m} \times 120\mu\text{m}$






BGR with diodes  $240\mu\text{m} \times 110\mu\text{m}$




BGR with MOS  $240\mu\text{m} \times 110\mu\text{m}$



# Post-Layout Simulations



# Prototype Chip



## Conclusions and future activity

- ✓ Three different bandgap reference circuits have been designed and fabricated in the 65nm TSMC CMOS technology
  - ✓ BJT version
  - ✓ Diode version
  - ✓ MOS and MOS with EL versions
- ✓ Prototypes and test board ready -> characterization activity from mid October
- ✓ Irradiation with X-rays machine and neutrons after the test bench characterization

*Backup slides*

# Device characteristic simulations

