

Development of CMOS Pixel Sensors for High-Precision Vertexing & Tracking Devices

M. Winter (PICSEL team of IPHC-Strasbourg)

TWEPP-14 – 25th of Septembre 2014

Contents

- *Initial motivations & main features of CMOS sensors*
- *1st architecture developed - state of the art*
 - MIMOSA-26 (EUDET chip applications) \mapsto MIMOSA-28 (STAR-PXL)
- *Extension towards more demanding experiments*
 - ALICE-ITS & -MFT ○ CBM-MVD ○ ILC
- *Perspectives & forthcoming challenges*
 - read-out speed & rad. tolerance ○ architectures & emerging CMOS technologies
- *Conclusion*

SOURCES : Talks at CPIX-14 + VERTEX-14 + FEE-14 + TWEPP-13/14

SLIDES : M. Deveaux, Ch. Hu-Guo, M. Keil, M. Mager, F. Morel, D. Muenstermann, F. Reidt, I. Peric, W. Snoeys

Motivation for Developing CMOS Sensors

- CPS development triggered by need of **very high granularity & low material budget**

- Applications exhibit much milder running conditions than pp/LHC

⇒ **Relax speed & radiation tolerance specifications**

- Increasing panel of existing, foreseen or potential application domains :


- **Heavy Ion Collisions** : STAR-PXL, ALICE-ITS, CBM-MVD, NA-61, ...

- **e^+e^- collisions** : ILC, Super-SVT, BES-3, Belle-2 ?, ...

- **High precision beam telescopes** adapted to medium/low energy electron beams :



↪ few μm resolution achievable on DUT with EUDET-BT (DESY), BTF-BT (Frascati), ...

Quadrature of the Vertex Detector



Example of Application : ILC Vertex Detector

- **Goal** : $\sigma_{sp} \lesssim 3 \mu m$ in both directions with 0.15 % X_0 / layer
- **Comparison**: $\sigma_{sp} = 3 \times 3 \mu m^2$ & 0.15 % X_0 against $14 \times 70 \mu m^2$ & 1.0 % X_0





Example of Application : Upgrade of ALICE-ITS

- ALICE Inner Tracking System (ITS) foreseen to be replaced during LS2

→ higher luminosity, improved charm tagging

- Expected improvement in pointing resolution and tracking efficiency



Long Term R&D

- R&D activity of CPS initiated in 1999 for future subatomic physics experiments
- First contact for STAR PXL took place in Year 2000 during the workshop Vertex-2000

VERTEX 2000
9th International Workshop on Vertex Detectors
Sleeping Bear Dunes
National Lakeshore, Michigan, U.S.A.
September 10-15, 2000

MONOLITHIC ACTIVE PIXEL SENSORS
FOR A LINEAR COLLIDER

(Marc WINTER - IRES (Strasbourg))
on behalf of IRES+LEPSI coll.

- ▶ Physics Motivations
- ▶ Principle of Operation of M.A.P.S.
- ▶ Characteristics of 1st M.A.P.S. prototype
- ▶ Beam test Results (preliminary)
- ▶ Outlook

First Announcement

Submission of Proceedings

Referees

Registration

Workshop Program

Presentations

Pictures

Comments

Accommodations

Travel

Attendees

Attendee Arrival Information

A new Inner Vertex Detector
for STAR

H. Wieman
Vertex 2000

1



CMOS Pixel Sensors: Main Features



- **Prominent features of CMOS pixel sensors :**
 - high granularity \Rightarrow excellent (micronic) spatial resolution
 - signal generated in very thin (15-40 μm) epitaxial layer
 - \hookrightarrow resistivity may be $\gggg 1 \text{ k}\Omega \cdot \text{cm}$
 - signal processing μ -circuits integrated on sensor substrate
 - \Rightarrow impact on downstream electronics and syst. integration (\Rightarrow cost)

- **CMOS pixel sensor technology has the highest potential :**

- \Rightarrow R&D largely consists in trying to exploit potential at best with accessible industrial processes
 - \hookrightarrow manufacturing param. not optimised for part. detection: wafer/EPI characteristics, feature size, N(ML), ...

- **Read-out architectures :**

- 1st generation : rolling shutter (synchronous) mode with analog pixel output
- 2nd generation : rolling shutter (synchronous) mode with in-pixel digitisation
- 3rd generation : data driven (asynchronous) with in-pixel discrimination
- ...



Quadruple-Well

CMOS Pixel Sensors (CPS): A Long Term R&D

- **Ultimate objective: ILC, with staged performances**

↳ *CPS applied to other experiments with intermediate requirements*


EUDET 2006/2010

Beam Telescope



ILC >2020

International Linear Collider



EUDET (R&D for ILC, EU project)

STAR (Heavy Ion physics)

CBM (Heavy Ion physics)

ILC (Particle physics)

HadronPhysics2 (generic R&D, EU project)

AIDA (generic R&D, EU project)

FIRST (Hadron therapy)

ALICE/LHC (Heavy Ion physics)

EIC (Hadron physics)


CLIC (Particle physics)

BESIII (Particle physics)

...


CBM >2018

Compressed Baryonic Matter




STAR 2013

Solenoidal Tracker at RHIC



ALICE 2018

A Large Ion Collider Experiment



Measured Spatial Resolution

Several parameters govern the spatial resolution :

- pixel pitch
- epitaxial layer thickness and resistivity
- sensing node geometry & electrical properties
- signal encoding resolution

$\Rightarrow \sigma_{sp}$ fct of pitch \oplus SNR \oplus charge sharing \oplus ADCu, ...

Impact of **pixel pitch** (analog output) :


$\sigma_{sp} \sim 1 \mu\text{m}$ (10 μm pitch) $\rightarrow \lesssim 3 \mu\text{m}$ (40 μm pitch)

Impact of **charge encoding resolution** :


ex. of 20 μm pitch $\Rightarrow \sigma_{sp}^{digi} = \text{pitch} / \sqrt{12} \sim 5.7 \mu\text{m}$

Nb of bits	12	3-4	1
Data	measured	reprocessed	measured
σ_{sp}	$\lesssim 1.5 \mu\text{m}$	$\lesssim 2 \mu\text{m}$	$\lesssim 3.5 \mu\text{m}$


Mimosa resolution vs pitch




Resolution vs Threshold



Resolution vs Threshold



Typical read-Out Chain





- *AMP:* *In-pixel low noise pre-amplifier*
- *Filter:* *In-pixel filter*
- *ADC:* *Analogue to digital conversion (1 bit: discriminator)*
 - ↳ *it may be implemented in-pixel level or at column level underneath the pixel array*
- *Zero suppression:* *Only hit pixels information is sent*
 - ↳ *Its location is usually at chip edge level underneath the pixel array but it may be implemented in-column level*
- *Data transmission:* *~Gbit/s link at chip edge level*
- *Readout: synchronous (Rolling Shutter) or asynchronous*
- *Using a twin-well process, the Rolling Shutter readout architecture is the best trade-off between performance, design complexity, pixel dimension, power, ...*
 - ↳ *MIMOSA26, MIMOSA28*

CMOS Pixel Sensors: Established Architecture

- Main characteristics of MIMOSA-26 sensor equipping EUDET BT : talk at TWEPP-2009


- 0.35 μm process with high-resistivity epitaxial layer
(coll. with IRFU/Saclay)
- column // architecture with in-pixel amplification (cDS)
and end-of-column discrimination, followed by \emptyset
- binary charge encoding
- active area: 1152 columns of 576 pixels ($21.2 \times 10.6 \text{ mm}^2$)
- pitch: 18.4 $\mu m \rightarrow \sim 0.7$ million pixels
 - ▷ charge sharing $\Rightarrow \sigma_{sp} \sim 3\text{-}3.5 \mu m$
- $t_{r.o.} \lesssim 100 \mu s$ ($\sim 10^4$ frames/s)
 - \hookrightarrow suited to $> 10^6$ part./cm²/s
- JTAG programmable
- rolling shutter architecture
 - \Rightarrow full sensitive area dissipation $\cong 1$ row
 - ▷ $\sim 250 \text{ mW/cm}^2$ power consumption (fct of N_{col})
- thinned to 50 μm (yield $\sim 90 \%$)
- various appli. : VD demonstr., NA63, NA61, FIRST, oncotherapy, dosimetry, ...



State-of-the-Art: MIMOSA-28 for the STAR-PXL

● Main characteristics of ULTIMATE (\equiv MIMOSA-28):


- 0.35 μm process with high-resistivity epitaxial layer
- column // architecture with in-pixel cDS & amplification
- end-of-column discrimination & binary charge encoding
- on-chip zero-suppression
- active area: 960 columns of 928 pixels ($19.9 \times 19.2 \text{ mm}^2$)
- pitch: 20.7 $\mu m \rightarrow \sim 0.9$ million pixels
 - \rightarrow charge sharing $\Rightarrow \sigma_{sp} \gtrsim 3.5 \mu m$
- JTAG programmable
- $t_{r.o.} \lesssim 200 \mu s$ ($\sim 5 \times 10^3$ frames/s) \Rightarrow suited to $> 10^6$ part./cm²/s
- 2 outputs at 160 MHz
- $\lesssim 150 \text{ mW/cm}^2$ power consumption



▷▷▷ Sensors fully evaluated : (50 μm thin)



- $N \lesssim 15 e^-$ ENC at 30-35 $^\circ$ C (as MIMOSA-22AHR)
- ϵ_{det} , fake & σ_{sp} as expected
- Rad. tol. validated ($3 \cdot 10^{12} n_{eq}/\text{cm}^2$ & 150 kRad at 30 $^\circ$ C)
- All specifications were met \Rightarrow 2 detectors of 40 ladders constructed

Mimosa 28 - epi 20 um - NC



▷▷▷ Physics data taking from March to June 2014

State-of-the-Art : STAR-PXL




Validation of CPS for HEP

Next Challenge : ALICE-ITS Upgrade

- Upgrade of ITS entirely based on CMOS Pixel Sensors (CPS) :

- Present geometry: 6 layers
HPS x 2 / Si-drift x 2 / Si-strips x 2
- Future geometry : 7 layers $\mapsto \mapsto \mapsto$
all with CPS ($\sim 25\text{-}30 \cdot 10^3$ chips)
 \Rightarrow 1st large tracker (10 m^2) using CPS
- ITS-TDR approved March 2014 :
Pub. in J.Phys. G41 (2014) 087002



- Requirements for ITS inner and outer barrels compared to specifications of STAR-PXL chip :


	σ_{sp}	$t_{r.o.}$	Dose	Fluency	T_{op}	Power	Active area
STAR-PXL	$< 4 \mu m$	$< 200 \mu s$	150 kRad	$3 \cdot 10^{12} \text{ n}_{eq}/\text{cm}^2$	30-35°C	160 mW/cm ²	0.15 m ²
ITS-in	$\lesssim 5 \mu m$	$\lesssim 30 \mu s$	700 kRad	$1 \cdot 10^{13} \text{ n}_{eq}/\text{cm}^2$	30°C	$< 300 \text{ mW}/\text{cm}^2$	0.17 m ²
ITS-out	$\lesssim 10 \mu m$	$\lesssim 30 \mu s$	15 kRad	$4 \cdot 10^{11} \text{ n}_{eq}/\text{cm}^2$	30°C	$< 100 \text{ mW}/\text{cm}^2$	$\sim 10 \text{ m}^2$

\Rightarrow **0.35 μm CMOS process (STAR-PXL) not suited to read-out speed & radiation tolerance**

CMOS Process Transition : STAR-PXL \mapsto ALICE-ITS

■ Twin well process: 0.6-0.35 μm

- Use of PMOS in pixel array is not allowed because any additional N-well used to host PMOS would compete for charge collection with the sensing N-well diode




- Limits choice of readout architecture strategy
- Already demonstrate excellent performances
 - STAR PXL detector: MIMOSA28 are designed in this AMS-0.35 μm process
 - $\epsilon_{\text{eff}} > 99.5\%$, $\sigma < 4 \mu\text{m}$
 - 1st CPS based VX detector at a collider experiment




■ Quadruple well process (deep P-well): 0.18 μm


- N-well used to host PMOS transistors is shielded by deep P-well
- Both types of transistors can be used




- Widens choice of readout architecture strategies
 - Ex. ALICE ITS upgrade: 2 sensors R&D in // using TOWER CIS 0.18 μm process (quadruple well)
 - Synchronous Readout R&D:
 - proven architecture = safety
 - Asynchronous Readout R&D: challenging




Charge Sensing Element \mapsto Optimal SNR



2T structure





3T structure



• Influence of sensing diode area



- Optimum sensing diode geometry between
 - \Rightarrow the smallest for the sake of C, N, G_{PA}
 - \Rightarrow but not too small to preserve CCE (rad. tol.)
- $10.9 \mu m^2$ large sensing diode
- $8 \mu m^2$ cross-section sensing diode underneath $10.9 \mu m^2$ large footprint
 - \hookrightarrow Improves SNR \mapsto Detection efficiency



Synchronous Read-Out Architecture : Rolling Shutter Mode

■ Design addresses 3 issues:


- ↪ Increasing S/N at pixel-level
- ↪ A to D Conversion: at column-level (MISTRAL)
at pixel-level (ASTRAL)
- ↪ Zero suppression (SUZE) at chip edge level



■ Power vs speed:



- ↪ Power: only the selected rows ($N=1, 2, \dots$) to be read out
- ↪ Speed: N rows of pixels are read out in //
 - Integration time = frame readout time

$$t_{\text{int}} = \frac{(\text{Row readout time}) \times (\text{No. of Rows})}{N}$$





MISTRAL & ASTRAL : Schematics & Layouts

- **MISTRAL** : rolling shutter with 2-row read-out & end-of column discriminators



- **ASTRAL** : rolling shutter with 2-row read-out (\equiv MISTRAL) & in-pixel discriminators



- 1st Full Scale Building Blocks (FSBB) fabricated in Spring 2014







MISTRAL Architecture Validation

- 1st step : Separate validation of each element composing signal sensing & processing chain :

- Pixel array with 1-row read-out (1 discri./column)
- Pixel array with 2-row read-out (2 discri./column)
- Zero suppression circuitry with output buffers



- 2nd step : FSBB \approx 1/3 of MISTRAL :




TN \approx 0.87 mV FPN \approx 0.55 mV


threshold	fake rate	fake rate
4 mV	11870	1.4 10e-5
5 mV	3584	4.35 10e-6
6 mV	1092	1.32 10e-6
7 mV	406	4.96 10e-7
8 mV	236	2.86 10e-7

Asynchronous Read-Out Architecture : ALPIDE (Alice Pixel DEtector)

- Design concept similar to hybrid pixel readout architecture thanks to availability of Tower CIS quadruple well process: both N & P MOS can be used in a pixel
- Each pixel features a continuously power active:
 - ↳ Low power consumption analogue front end (Power < 50 nW/pixel) based on a single stage amplifier with shaping / current comparator
 - High gain ~ 100
 - Shaping time few μs
 - ↳ Dynamic Memory Cell, ~ 80 fF storage capacitor which is discharged by an NMOS controlled by the Front-End
- Data driven readout of the pixel matrix, only zero-suppressed data are transferred to the periphery




Courtesy of W. Snoeys / TWEPP-2013



Asynchronous Read-Out Architecture : ALPIDE


Courtesy of W. Snoeys / TWEPP-2013



ALPIDE Architecture Validation





- **1st step : pALPIDE to validate fast pixel read-out**

- pALPIDE : 64 columns of 512 pixels ($22 \mu\text{m} \times 22 \mu\text{m}$)
- Analog output of one pixel tested with ^{55}Fe source
 - expected time resolution confirmed



- **2nd step : Full scale ALPIDE**


- Final sensor dimensions : $15 \text{ mm} \times 30 \text{ mm}$
- About 0.5 M pixels of $28 \mu\text{m} \times 28 \mu\text{m}$
- 4 different sensing node geometries
- Possibility of reverse biasing the substrate



Tolerance to Ionising Radiation


- **Studies of $0.18 \mu m$ transistors exposed to TID ≥ 10 MRad**

- measurements performed ($+20^\circ C$) :
leakage current & threshold shift
- increase of leakage current remains small
- threshold shifts remain small if $W \gtrsim 2 \mu m$
and are recoverable with thermal annealing



- **Studies of sensing node in $0.18 \mu m$ process at $+20^\circ C$:**

- Pixel gain drops > 5 MRad (threshold shift ?)
→ but SNR seems acceptable up to 10 MRad
- Well known remedies seem efficient up to $\gtrsim 10$ MRad :
short integration time, low temperature, ELT with guard rings
- Potential pb : space available in high resolution pixels




Tolerance to Non-Ionising Radiation

- Main parameters governing the tolerance to NI radiation :

- epitaxial layer : thickness and resistivity
- sensing node : density, geometry, capacitance, depletion voltage
- operating temperature
- read-out integration time

- Most measurements performed with chips manufactured in two CMOS processes :

- 0.35 μm with low & high resistivity epitaxy
- 0.18 μm with high & resistivity epitaxy (mainly 18 & 20 μm thick)




- Clear improvement with 0.18 μm process w.r.t. 0.35 μm process

- ALICE-ITS requirement seems fulfilled : 700 kRad & $10^{13} n_{eq}/cm^2$ at $T = +30^\circ C$
- Fluences in excess of $10^{14} n_{eq}/cm^2$ seem within reach
 \Rightarrow requires global optimisation of design & running parameters

Forthcoming Challenges


How to reach the bottom right corner of the "Quadrature" ?



Perspectives : HV-CPS

Principle :

- use widespread EPILESS wafers (typical resistivity : $O(10) \Omega \cdot cm$)
- deep N-well sensing electrode used to deplete the substrate ($\lesssim 15 \mu m$ depth)
- signal processing circuitry embedded in deep N-Well
- both transistors types available : genuine in-pixel CMOS



Initial motivation ~ 2005

- lack of processes providing adequate epitaxial layer properties (thickness, resistivity)
 - ⇒ deplete substrate using HV option of commercial processes
 - aim for large SNR, fast charge collection, radiation hardness


Since \lesssim 2010

- commercial processes with high resistivity & $15 \mapsto 40 \mu m$ thick EPI available
 - BUT feature size tends to stay $\gtrsim 180 nm$
- ⇒ remaining advantage of HV-CPS: access to VDSM processes (e.g. 130/65 nm) without EPI option today !

Perspectives : 2-Tier HV-CPS

Attractive possible evolution : 2-tier chips

- signal sensing & processing functionalities distributed over 2 tiers interconnected at pixel level (capa. coupling)
- combine 2 different CMOS processes if advantageous :
1 optimal for sensing, 1 optimal for signal processing
- benefit : small pixel \mapsto resolution, fast response, data compression, robustness ?
- challenge : interconnection technology (reliability, cost, ...)




Ivan Peric: CPIX14, Bonn, 2014

On-going R&D : ATLAS upgrade for HL-LHC

- HV2FEI4 chip \equiv sensitive HV-CPS tier (180 nm process) interconnected to FEI4 ROC (130 nm process)
- radiation tolerance test results encouraging, threshold dispersion ?
- promising perspective : high-resistivity EPI (\cong ALICE-ITS)

Other applications envisaged/foreseen :

- ATLAS strip like read-out
- CLIC vertex detector
- Mu3e experiment : analog pixel read-out with remote signal processing circuitry



CONCLUSION

- CPS have demonstrated that they can provide the expected resolution and material budget
- CPS \equiv standard for vertex and tracking detectors ? \rightarrow
 - **Step 0** : EUDET Beam Telescope and spin-offs
 - **Step 1** : STAR-PXI and spin-offs
 - **Step 2** : ALICE-ITS (\rightarrow CBM-MVD)
 - **Numerous perspectives** : ILC, HL-LHC ?, ...
- CPS performances are still too limited :
 - Limitations originate essentially from manufacturing parameters rather than from intrinsic features \rightarrow obstacles
 - Foundries have presently appropriate market orientations and tend to be open to HEP requirements ...
- Do CPS fit to YOUR favourite application ? (e.g. $10^{15} n_{eq}/cm^2$, 10 ns, ...)
 - 2-tier chip composed of sensitive CMOS layer interconnected at pixel level with signal processing layer ? \Rightarrow **Global effort in this direction may lead to the expected outcome (?)**

CPIX14
Workshop on
CMOS Active Pixel Sensors
for Particle Tracking

15th - 17th September 2014
BONN (Germany)

CPIX14 focuses on technology and design of CMOS Pixel Sensors for particle detection.

Topical interest:

- Design aspects
- CMOS technologies
- Signal collection
- Radiation hardness
- Simulations
- Lessons learned

International Advisory Committee




Grzegorz Deptuch (Fermilab, US)
Mauricio García-Schwers (LBNL, US)
Valerio Re (INFN, Italy)
Alexandre Rozanov (CPPM, France)
Walter Snoeys (CERN, Switzerland)
Renato Turchetta (RAL, UK)
Marc Winter (IPHC, France)

Local organization

Jochen Dingfelder
Laura González
Tomasz Hemperek
Fabian Hüging
Hans Krüger
Carlos Marinas
Norbert Vermes

Additional information:
cpix14.org

Contact: Volja Gebhardt
Physikalisches Institut
Universität Bonn
Nussallee 12
D-53115 Bonn
Phone: (+49) 228/733225
e-mail: cpix14@physik.uni-bonn.de



Boundaries of the CPS Development

- **New fabrication process :**

- Expected to be radiation tolerant enough
- Expected to allow for fast enough read-out
- Larger reticule ($\lesssim 25 \text{ mm} \times 32 \text{ mm}$)


- **Drawbacks of smaller feature size**

- 1.8 V operating voltage (instead of 3.3 V)
 - \Rightarrow reduced dynamics in signal processing circuitry and epitaxy depletion voltage
- increased risk of Random Telegraph Signal (RTS) noise

- **Consequences of the large surface to cover**

- good fabrication yield required \Rightarrow sensor design robustness
- mitigate noisy pixels (data transmission band width)
- sensor operation should be stable along 1.5 m ladder (voltage drop !)
- minimal connections to outside world (material budget)
 - \Rightarrow impacts sensor periphery (slow control, steering parameters, ...)

STAR-PXL	ALICE-ITS	added-value
0.35 μm	0.18 μm	speed, TID, power
4 ML	6 ML	speed. power
twin-well	quadruple-well	speed, power
EPI 14/20 μm	EPI 18/40 μm	SNR
EPI $\gtrsim 0.4 \text{ k}\Omega \cdot \text{cm}$	EPI $\sim 1 - 8 \text{ k}\Omega \cdot \text{cm}$	SNR, NITD



Sensing Node & VFEE Optimisation

- **General remarks on sensing diode :**

- should be small because : $V_{signal} = Q_{coll}/C$; $Noise \sim C$; $G_{PA} \sim 1/C$
- BUT should not be too small since $Q_{coll} \sim CCE$ (important against NI irradiation)



- **General remarks on pre-amplifier** connected to sensing diode :

- should offer high enough gain to mitigate downstream noise contributions
- should feature input transistor with minimal noise (incl. RTS)
- should be very close to sensing diode (minimise line C)

- **General remarks on depletion voltage :**

- apply highest possible voltage on sensing diode
preserving charge sharing $\mapsto \sigma_{sp}$
- alternative : backside biasing

⇒ **Multiparametric trade-off to be found,
based on exploratory prototypes rather than on simulations**





Outcome of 2012 Exploration of the $0.18 \mu m$ Process

- STEPS VALIDATED IN 2012 :


- ✳ Several in-pixel amplifier variants lead to satisfactory SNR & det. eff. ($20 \times 20 \mu m^2$) incl. after 1 MRad & $10^{13} n_{eq}/cm^2$ at $30^\circ C$
- ✳ Results pres. at VCI-2013 (J. Baudot)

- CALL FOR IMPROVEMENT :





- ✳ Pixel circuitry noise :
 - tail due few noisy pixels
 - attributed to RTS noise
 - ⇒ required optimising T geometries




Signal/Noise ratio for P25



Noise for P25






Established knowledge on radiation tolerance



Sensors: IPHC Strasbourg
M. Deveaux, D. Doering, S. Strohaner, CBM/IKF Frankfurt


Large Pixels for Outer Layers ?

- **Motivation for LARGE pixels** : reduced power (& read-out time) in case of alleviated spatial resolution requirement
 ↪ adequate for L3-6 (also required rad. tol. alleviated)




- **Difficulty** : keep high CCE (all over the pixel) without substantial (capacitive) noise increase and gain loss
- **Results** : tests with 4.4 GeV electrons, no in-pixel CDS
 - ✳ $\text{SNR}(\text{MPV}) \simeq 42.1 \pm 0.7 \Rightarrow \epsilon_{det} \simeq 100 \%$
 - ✳ cluster multiplicity (22x66) \simeq cluster multiplicity (22x33) $\simeq 3$ (mean)

Depleting the sensitive layer



DC coupling


- Negative voltage on the anode of the collecting diode
- Transistors have negative PWELL
- $V_d \approx 2.5V$



AC coupling

- Anode side grounded
- Cathode side on +HV
- $V_d \approx 15-20V$

Synchronous Read-Out Architecture : In-Pixel Discrimination



■ To provide adequate performance within small pixel

↳ Structure selection: speed & power & offset mitigation vs area



- Differential structure: preferable in mixed signal design
- Two auto-zero amplifying stages + dynamic latch
 - ✓ OOS (Out Offset Storage) for the first stage and IOS (Input Offset Storage) for the second
- Gain and power optimized amplifier

↳ Very careful layout design to mitigate cross coupling effects


↳ Conversion time: 100 ns; current: $\sim 14 \mu\text{A}/\text{discriminator}$

■ Test results of in-pixel discriminator:

- Discriminators alone: TN $\sim 0.29 \text{ mV}$, FPN $\sim 0.19 \text{ mV}$
- Discriminators + FEE: TN $\sim 0.94 \text{ mV}$, FPN $\sim 0.23 \text{ mV}$



Asynchronous Read-Out Architecture : ALPIDE






- Hierarchical readout : 1 encoder per double column (2^{10} pixels)
- 4 inputs basic block repeated to create a larger encoder
- 1 pixel read per clock cycle
- Forward path (address encoder)
- Feed-back path (pixel reset)
- Asynchronous (combinatorial) logic
- Clock only to periphery, synchronous select only to hit pixels

Asynchronous Read-Out Architecture : ALPIDE Beam Tests

- Beam tests at CERN-PS :

- Detection performance versus discri. threshold

- Detection efficiency and noisy pixel rate ("fakes")
- Sensitivity of detection efficiency to sensing node geometry and back-bias voltage (-3V)
- Cluster mutliplicity and spatial resolution (residues)



⇒ Satisfactory detection efficiency and spatial resolution observed