



The eCDR-PLL IC, a Radiation-Tolerant ASIC for Clock and Data Recovery and Deterministic Phase Clock Synthesis

P. Leitao^{1,2}, R. Francisco², X. Llopart², F. Tavernier³, S. Baron², S. Bonacini² and P. Moreira²
²CERN, Geneva, Switzerland; ³KU Leuven - ESAT-MICAS, Belgium;
¹p.leitao@cern.ch

Introduction – eCDR-PLL ASIC in the LHC environment

The LHC clock and trigger distribution systems (TTC), require recovering the timing signals with fixed and deterministic phase and low-jitter. Very few Components-Off-The-Shelf (COTS) can provide such functionality but none of them are radiation tolerant, forcing users to build workaround solutions when designing new systems. The eCDR-PLL ASIC is based on the eCDR IP block (F. Tavernier, 2013) and is being implemented to fulfil this need, featuring:

- Radiation tolerant design with deterministic phase and low jitter (< 10 ps rms)
- Two Frequency Multiplier (FM) modes by selecting the clock division ratio
 - 40, 60, 120 and 240 MHz output clocks with 260 ps phase-shift resolution (VCO @ 240 MHz), targeting the 4.8 Gb/s GBT-like link applications
 - 40, 80, 160 and 320 MHz output clocks with 195 ps phase-shift resolution (VCO @ 320 MHz), targeting typical TTC and e-link applications
- Clock and Data Recovery (CDR) mode with two initial calibration modes
 - Internal VCO calibration by means of a switched capacitor Wien-bridge, requiring no external clock input
 - External calibration, using a 40, 80, 160 or 320 MHz clock input
 - 40, 80, 160 or 320 Mb/s data rates operation modes with generation of 40, 80, 160 and 320 MHz clock outputs, independently of the calibration mode
 - Fine data and clock deskew with 195 ps resolution
- Typical applications
 - Fixed and deterministic latency based systems, regardless of the environment
 - Clock synthesis for Back-End (e.g. GBT-FPGA) and Front-End (e.g. GBTX e-link) applications, by selecting the FM mode
 - CDR for TTC decoders and jitter cleaner in radiation environment (e.g. IGLOO2 FPGAs)
 - Dual data-rate applications

Key Features

- Clock synthesis and CDR for Back-end and Front-end applications
- Fully radiation-hardened
- < 10 ps rms jitter
- SLVS and LVDS compliant inputs
- SLVS outputs compliant with FPGAs ref. clock inputs
- Programmable output driving current
- I²C interface
- 1.2V supply voltage
- -20°C to 100°C temperature range
- QFN 5x5mm-32 L package

TWEPP 2014 – Topical Workshop on Electronics for Particle Physics

