



Contribution ID: 156

Type: Oral

8-Gbps-per-channel Radiation-tolerant VCSEL Drivers for the LHC Detector Upgrade

Thursday 25 September 2014 11:10 (25 minutes)

We present the designs and testing results of a single-channel and a two-channel VCSEL driver and a four-channel array VCSEL driver ASICs for the LHC detector upgrade. All ASICs are fabricated in a commercial 0.25- μm Silicon-on-Sapphire CMOS technology. LOClD1 and LOClD2 are designed to drive differentially VCSEL TOSAs, whereas LOClD4 is designed to drive a VCSEL array die. LOClD1/LOClD2 and LOClD4 pass the 10-Gbps and 8-Gbps eye masks, respectively. The radiation tolerance of LOClD1 has been qualified with x-ray and neutron beam test.

Summary

We have designed three 8-Gbps-per-channel VCSEL driver ASICs for LHC detector upgrade, including a single-channel driver LOClD1, a two-channel driver (LOClD2), and a four-channel array VCSEL driver (LOClD4). All ASICs are fabricated in a commercial 0.25- μm Silicon-on-Sapphire CMOS technology. LOClD1 and LOClD2 are designed to drive differentially VCSEL TOSAs, whereas LOClD4 is designed to drive a VCSEL array die.

LOClD1 consists of 7 stages of differential amplifiers, a 5-bit voltage DAC, two 4-bit current DACs, and an I2C slave controller. LOClD2 ASIC encloses two identical VCSEL drivers sharing one I2C slave controller. The VCSEL array driver LOClD4 has four channels. Each channel consists of six pre-driving stages and one main-driving stage that with an open-drain output structure. We separate the power supplies for the pre-drivers and the main driver as V_{pre} and V_{vcsel} . The V_{pre} of four channels is shared in the die, while the V_{vcsel} is separated inside and can be connected together outside the die. All ASICs use an active inductor shunt-peaking technique with programmable strength to extend the bandwidth. To immune from the single event upsets (SEUs), internal registers of I2C slave module are protected with Triple Modular Redundancy (TMR). Our analysis shows that the modulation current, the bias current and the peaking strength to decrease during irradiation. To solve the problem we use a current source that is insensitive to transistor threshold voltage shift as the reference of the modulation current and the bias current and an integrated voltage DAC to program the active peaking strength via an I2C interface.

LOClD1 and LOClD2 have been packaged in quad-flat no-leads (QFN) packages and tested. Both ASICs achieved reliable operation at the target 8-Gbps data rate (also worked well at 10 Gbps). The measured total jitter is less than 19 and 21 ps (peak-peak at the bit error rate (BER) of 1×10^{-12}) at 8 and 10 Gbps data-rates, respectively. The BER is less than 1×10^{-12} at the 95% confidence level. The power consumption is about 200 mW per channel. LOClD4 has been assembled in a custom-made array optical transmitter module. Each channel of LOClD4 passed the 8-Gbps eye mask. The radiation tolerance of the ASICs has been tested and the detailed test results will be presented in the conference.

Primary authors: GONG, Datao (Southern Methodist University); GUO, Di (University of Science and Technology of China); Ms LI, Xiaoting (Central China Normal University, Southern Methodist University)

Co-authors: LIU, Chonghan (Southern Methodist University); HUANG, Deping (University Of Arizona); Mr LIANG, Futian (University of Science and Technology of China); Prof. JIN, Ge (University of Science and Technol-

ogy of China); Prof. LIANG, Hao (University of Science and Technology of China); YE, Jingbo (Southern Methodist University (US)); Prof. CHEN, Jinghong (University Of Arizona); TENG, Ping-Kun (Academia Sinica-Unknown-Unknown); Prof. HOU, Suen (Academia Sinica (TW)); LIU, Tiankuan (Southern Methodist University (US)); Prof. ZHOU, Yong-zhao (University of Science and Technology of China); XIANG, annie (Southern Methodist University); YOU, yang (Southern Methodist University)

Presenter: Ms LI, Xiaoting (Central China Normal University, Southern Methodist University)

Session Classification: ASICs

Track Classification: ASICs