



ATLAS Tile Calorimeter Electronics and Future Upgrades

Giulio Usai

University of Texas at Arlington

(on behalf of the ATLAS Tile Calorimeter system)



The ATLAS Tile Calorimeter



- is the central hadronic calorimeter made of plastic scintillator tiles and steel. Measures hadrons and jet energy and direction
- the scintillators are read out on opposite sides by two PMTs using WLS fibres
- PMTs and FE electronics mounted in 3m long drawers (Super-drawers) at the outer radius







	Tile Calorimeter upgrades timeline							N		
Phase-0			Phase-I				Phase-II			
2013	2014 2015	2016	2017	<mark>20</mark> 18	2019	2020	2021	2022	2023	2024
LHC Shutdown-1 LHC run-2				LS	5-2	LHC	run-3		LS-3	

- Run-1 (2009-2012): redesign LVPS on test 40 units
- Phase-0 (2013-2014): install the new LVPS, new MBTS, maintenance of FE boards, Tile 3rd layer in the Muon Trigger logic in 1.3 <|η|<1.5
- Phase-I (2019): replacement of gap scintillators
- Phase-II (2023): complete upgrade of the FE and BE electronics
 - discussed in this talk



Operation & experience during run-1



- permanent failures in the read-out:
 - PS and power distribution
 - severe errors in data/signal transmission
- temporary failures:
 - 15k PS trip
 - Ioss of configurations
- Data taking inefficiency: contribute ~9% to ATLAS inefficiency





Motivations for the Tile upgrade



- LHC upgrade in 2023 aim for a luminosity of (5-10)*10³⁴ cm⁻²s⁻¹
 - better radiation tolerance is desirable
 - increased interaction rate demands for a better precision and finer granularity in the trigger
- ageing of components
 - exceeding the design lifetime
- improve the reliability
 - reduce/simplify the maintenance needs
- improve the accessibility
 - ALARA considerations

TID simulation (design Luminosity)



Phase 2 Radiation Tolerance Requirements (Estimate), TileCal HV Opto							
Туре	Simulated Dose/ <u>Yr</u>	Simulation Safety Factor	Low Dose Rate Safety Factor	Lot Variation Safety Factor	Total 10 Year Operation		
TID	8.13E-01 Gy/yr	1.5	5	4	2.44E+02 Gy		
NIEL	7.62E+10 n/cm ² /yr	2	1	4	6.10E+12 n/cm ²		
SEE	1.85E+10 p/cm ² /yr	2	1	4	1.47E+12 p/cm ²		

Irradiation effects on scintillator



- difference between the Cs (Minimum Bias) and Laser response is interpreted as the effect of the irradiation on the scintillator:≤ 2% for the worst case cells
- Cell light budget is fairly large (~70 phe/GeV), a factor X2 loss is expected not to be critical. Detailed study ongoing





Present read-out system



- 3-in-1 FE board: shaping, amplification, integration
- Mother board: programing and powering of FE boards
 - int ADC, TTCrx, trigger summing boards, CANbus
- Digitizer cards:TTCrx,Digitization at 40MSps, pipelines
- Interface card: Otx to the ROD, TTC Orx

Total data rate	~165 Gb/s
Number of links	256 (+256)
Data rate per link	640 Mb/s
Links per super-drawer	1 (+1)

8



Future read-out system



- Simplification: reduced no. of boards and less interconnections
- Daughter board: high speed optical communication for transmission of full data at 40 Mbps to the sROD in USA15
- Pipelines and de-randomizers in the sROD, control and monitor. Digital information for the LVL0/LVL1 Trigger system
- Finer grain modularity:1 SD is splited in 4 independent mini-drawers with fully redundant data path and powering



Total data rate	~80 Tb/s
Number of links	4096 (+4096)
Data rate per link	10 Gb/s
Links per Duper-Drawer	4x4 (+4x4)
Data rate per SD	160 (+160) Gb/s

sL1 and



9





- Hybrid slice of the future system to be integrated asap in the current detector to evaluate the design/technology.
 - As similar as possible to the phase-II system but maintaining full compatibility with the current system.
 - receive TTC/CANbus commands from sROD
 - send data to the ROD trough the sROD
 - provide both analog and digital trigger output







Mini-drawers



11

- The Super-drawer will be spit further to simplify the handling and allow acces in partial detector opening
- 4 independent mini-drawers, each one with 2 independent read-out sections:
 - 12 PMTs and FE boards reading out 6 cells. (3-in-1 or other 2 future options)
 - 1 main-board: for the corresponding FEB option
 - 1 daughter-board: single design
 - 1 HV regulation board: HVOpto or HVRem options
 - 1 adder base board + 3 adder cards: only for hybrid demonstrator





- three-stage power distribution system
- bulk 200VDC PS in USA15
- "finger LVPS": custom evolution of the used DC/DC converter
 - 8 separate units providing only +10V
 - Each unit powers half of a mini-drawer but can power both for redundancy (diode OR)
 - first unit fully operational
- Point-of-load regulators
 - mounted on Main Board, Daughter Board and HV Opto
 - Completed TID tests on 5 COTS regulators, marginal results for -5V regulator
 - NIEL and SEU tests to be done in December 2014





3-in-1 FE board



- Based on current FE. Only analog components₊fo_{\$v} _____ shaping and integration:
 - High/Low gain and trigger analog outputs
 - Charge injection calibration
 - Integrator read-out
- higher radiation tolerance
- improved noise performance
- improved linearity performance
- prod.version manufactured and qualified.





Used in the hybrid demonstrator, since provides analog output to the LVL1 trigger





Main-board for new 3-in-1 FEBs

The demonstrator project

- Made of two completely independent sides. Power included.
- Local voltage regulator (±5V ,+2.5V,1.2V),
- FPGA for clock distribution control and monitoring of 12 FEBs (6 on each side)
- ADCs for HG/LG and integrator FEB outputs
- LVDS communication to the daughterboard at 560 MHz
- Status:
 - version 3 manufactured and validated. Used in the first demonstrator prototype. We foreseen another design iteration in the winter.







The demonstrator project Daughter-board



- provides high speed communication with the back-end electronics
 - collects format and transmits the read out and DCS data.
 - receives and routes commands and configurations from ROD and DCS
 - two completely independent sides with Kintex-7 FPGA, QSFP, GBTx
 - uses triple redundant FPGA programming, scrubbing and partial reconfiguration
 - Firmware can be uploaded through the optical link
- Status: Produced 4+4 units of the third version. We foreseen a further design iteration this winter





Conceptual design of daughter-board (third prototype)



daughter-board (third prototype)

The demonstrator project High voltage regulation & distribution two options under investigation: remote (HVRem) and local HV regulation (HVOpto) HVRem: the existing local regulation system is moved to **KINTEX-7 FPGA** USA15 and individual cables are routed to the PMTs. DAUGHTER BOARD First prototype built, under testing. **HV Opto BOARD** HVOpto: largely based on the existing system use Kintex-7 FPGA in the daughter board for control of HV settings and monitoring SERIAL SEDIAL SERIAL SERIAL SERIAL SEDIAL ADC/DAC ADC/DAC ADC/DAC ADC/DAC ADC/DAC ADC/DAC 1 CHANNE 1 CHANNEL 1 CHANNE 1 CHANNEL Introduce possibility of switching on/off individual 2 3 응는 수영품 85 **†**8≖ 8**∃ †**8≖ <u>85</u> *****8≡ 8월 **1**8章 **PMTs** t t ŧŦ + + + 1 ¥ | ; ΨŦ First 4 boards tested and performance meets сомімом OPTO ОРТО OPTO OPTO ОРТО ОРТО HIGH DIVIDER DIVIDER specifications VOLTAGE DIVIDER DIVID ER DIVIDER DIVID ER 0 1 2 3 First TID,NIEL,SEU tests show no hard failures. Sensitivity in some components being investigated. Mitigation of the observed SEU seems viable. PMT DMT рмт DMT PMT PMT SOCKET SOCKET SOCKET SOCKET SOCKET SOCKET 3 2



First prototype of HVOpto board ready for mini-drawer tests

TWEPP - 24th September 2014



Read-out links



- 8 read-out links/super-drawer: 1+1 (redundancy) x 4 minidrawers
- Luxtera Active Optical links:
 - 4 bi-directional channels: 1-14 Gbps/ch
 - excellent error rate: BER < 10⁻¹⁸ (~1err/3y)
- Made out of 130 nm Silicon On Insulator CMOS
- TID: tested up to 165 kRad passed but the PIC (used for configuration) fails at ~20 kRad. Replacement with an FPGA under investigation.
- SEU: tested under fluence of 1.2x10¹² p/cm² operating at 10Gbps show ~0 Tx errors, few Rx errors. Still under investigation.



Modulator



PIC Microcontroller



Conceptual design of super-ROD prototype

Super-ROD prototype

• Super-ROD interfaces the FE with current ROD and DCS

- Prototype compliant with midsize AMC (180.6 mm x 148.5 mm)
- Read-out of a complete super-drawer (4 mini-drawers) with QSFPs
- Corresponding to 1/8 of input links of the design for phase-II
- 1 Xilinx Virtex 7 FPGA 48 GTX@10Gb/s for data/DCS input and TTC/DCS output
- 1 Xilinx Kintex 7 FPGA 28 GTX@10Gb/s to interface current ROD/TTC and L1Calo
- 512 MB DDR3 SDRAM and 1 Gb flash per FPGA
- Status: first prototype received, testing ongoing.





R&D of other FE options



QIE ASIC

FATALIC

- Charge Integrator and Encoder (QIE) chip from Fermilab
- Current splitter with multiple ranges and gated integrator + on-board flash ADC
 - Dead-timeless digitization (No pulse shaping) at 40 MHz operation
 - 17-bit dynamic range in 10 bits
- Status:
 - 40 chips in hand
 - Test of TID completed SEU ongoing.
 - Design review to improve resolution
 - integration in a FEB for 2015

- FATALIC 4 ASIC:
 - Current conveyor
 - Shaping stage with 3 different gain ratios (1, 8, 64)
 - 3 x 12-bit ADCs
 - 40 MHz operation
- Status:
 - received in September, first test ongoing
 - integration into a FEB for 2015



All 3 options will be extensively tested for performances and radiation tolerance

FATALIC-4

TWEPP - 24th September 2014



TWEPP - 24th September 2014

Insertion in the spare module and first tests





test/calibration using Cesium source



test/calibration using Laser



test/calibration using Cosmic Rays







- The project to upgrade the Tile calorimeter for HL-LHC is moving full steam ahead.
- The overal design is in good shape. Few alternative choices need to be fully evaluated under beam tests and with an early slice integration into ATLAS.
 - The first complete hybrid prototype (SD+sROD) originally target for insertion into ATLAS this year is under extensive testing in the LAB
 - additional mini-drawer prototypes with the different front-end options are expected to join the testing in 2015
- A beam test campaign is starting, targeting Summer 2015 and 2016.







Backup

Basic operation tests linearity of ADC baseline settings









PMT read-out. Option 2 - FE-ASIC



- Based on the **FATALIC** chip family + TACTIC ADC
- IBM 130 nm technology. Shaping, 3 gain ranges (1, 8, 64)
- First prototypes (FATALIC 1/2) tested
 - ☑ Linearity and signal symmetry problems- under evaluation
- ☑ Version FATALIC 3 tested.
 - Circuit corrections + integrator amplifier
 - Reduced parasitic self effects
- ☑ New version FATALIC 4 foreseen very soon.





PMT read-out. Option 3 - QIE ASIC



Introduction:

- Different concept charge integrator
- Image: A clock cycles to acquire the data
- Data Output : 10 bits encodes a 17-bit dynamic range
 - Below 6-bit ADC value, 2 bits range (4 ranges), 2 bits CAPID
- Good progress on 1st chip;
 - Problems identified, understood and were fixed in QIE10.3b
- Service Servic
 - **Will be fully-functional, including data drivers and TDC**
 - Availability: needed by CMS for 2015 installation.
 - Should be significant numbers of chips for testing
 - Possibility to piggy-back on CMS production

PLANS:

- Birst tests with QIE at CERN lab in late summer, 2013
- Beam tests at CERN in 2015; Maybe at FNAL in 2014





A Conceptual Design of the QIE Front End Board





