

TDCpix - Pixel Read-out ASIC with 100 ps Time-tagging Capability for the NA62 Gigatracker Experiment

M. Noy^a G. Aglieri Rinella^a S. Bonacini^a J. Kaplon^a A. Kluge^a
M. Morel^a L. Perktold^a K. Poltorak^a

^aCERN, CH-1211 Geneva 23, Switzerland

3rd Sept. 2014

Introduction to NA62 and the GigaTracker

The TDCPix Chip Architecture

Measured Performance

- Pixel Jitter: Test Output

- TDC Performance

- Full Chain Performance

Summary

Introduction to NA62 and the GigaTracker

The TDCPix Chip Architecture

Measured Performance


Pixel Jitter: Test Output

TDC Performance

Full Chain Performance

Summary

The NA62 Experiment




▶ Trajectory

- ▶ momentum
- ▶ angle

▶ Time

- ▶ correlate hits with RICH
- ▶ $\leq 200 \text{ ps (RMS)}$ per station

GTK Station in the Beam Line




▶ in vacuum


▶ centred on the beam

▶ 0.8→1 GHz beam rate

GigaTracker: Hybrid Pixel Detector




Sensor Operation





- ▶ Planar P-on-N
- ▶ Thickness: $200\mu m$
- ▶ $V_{bias} \sim 300-600V$
- ▶ charge release mechanism is stochastic
- ▶ Landau distribution
 - ▶ $Q_{MP} = 2.4 fC$
 - ▶ $1 fC \leq Q \leq 10 fC$
- ▶ Segmented electrodes give spatial information



Generated signal in GTK1



Pre-Amplifier & Discriminator Signals



Pre-Amplifier & Discriminator Signals



Introduction to NA62 and the GigaTracker

The TDCPix Chip Architecture

Measured Performance

Pixel Jitter: Test Output


TDC Performance

Full Chain Performance

Summary


TDCPix Architectural Overview

- ▶ 40 x 45 pixels
 - ▶ 300x300 μm^2
 - ▶ asynchronous




TDCPix Architectural Overview

- ▶ 40 x 45 pixels
 - ▶ $300 \times 300 \mu\text{m}^2$
 - ▶ asynchronous
- ▶ End-Of-Column
 - ▶ per-pixel hit signal to EOC




TDCPix Architectural Overview

- ▶ 40 x 45 pixels
 - ▶ 300x300 μm^2
 - ▶ asynchronous
- ▶ End-Of-Column
 - ▶ per-pixel hit signal to EOC
- ▶ 360 dual TDC channels
 - ▶ TDC Bin size $\sim 97\text{ ps}$




TDCPix Architectural Overview

- ▶ 40 x 45 pixels
 - ▶ $300 \times 300 \mu\text{m}^2$
 - ▶ asynchronous
- ▶ End-Of-Column
 - ▶ per-pixel hit signal to EOC
- ▶ 360 dual TDC channels
 - ▶ TDC Bin size $\sim 97 \text{ ps}$
- ▶ self-triggered operation
 - ▶ Rate: 210 MHzits/s
 - ▶ $4 \times 3.2 \text{ Gb/s}$ serialisers




TDCPix Architectural Overview


- ▶ 40 x 45 pixels
 - ▶ $300 \times 300 \mu\text{m}^2$
 - ▶ asynchronous
- ▶ End-Of-Column
 - ▶ per-pixel hit signal to EOC
- ▶ 360 dual TDC channels
 - ▶ TDC Bin size $\sim 97 \text{ ps}$
- ▶ self-triggered operation
 - ▶ Rate: 210 MHzits/s
 - ▶ $4 \times 3.2 \text{ Gb/s}$ serialisers
- ▶ SEE Tolerant
 - ▶ state/config.




TDCPix Top Level




TDCPix Top Level




TDCPix Top Level




TDCPix Top Level




TDCPix Top Level




TDCPix Top Level



TDCPix Top Level




Simplified Pixel Architecture



- ▶ Gain $\sim 65 \text{ mV/fC}$
- ▶ peaking time $\sim 5 \text{ ns}$
- ▶ ENC $< 250 e^-$



- ▶ Polarity control
- ▶ Pixel mask
- ▶ TX with pre-emphasis

Pixel Layout:





$300 \times 300 \mu\text{m}^2$ cell

Pixel Layout: Signal Path





Pixel Layout: Noise Mitigation





- ▶ Triple well (input transistor)
- ▶ BFMOAT substrate isolation
- ▶ signal shielding
- ▶ Power supply decoupling



TDC: Schematic and Layout





TDC: Schematic and Layout




TDC: Schematic and Layout




TDC: Schematic and Layout





TDC: Schematic and Layout





The Quarter Chip & Serialiser





TDCPix Wire Bonded to the Test Card





TDCPix Wire Bonded to the Test Card





TDCPix Wire Bonded to the Test Card



TDCPix Wire Bonded to the Test Card



TDCPix Wire Bonded to the Test Card



Introduction to NA62 and the GigaTracker

The TDCPix Chip Architecture

Measured Performance

- Pixel Jitter: Test Output

- TDC Performance

- Full Chain Performance



Summary

Functionality Tested

| Block | Status | Remarks |
|-----------------------------|---------|----------------|
| Configuration | Working | 5 chips tested |
| PLL | Working | 3.2 GHz |
| Serialisers | Working | 3.2 Gb/s |
| Bandgaps | Working | |
| Temperature Interlock | Working | |
| Column Biasing | Working | 200 DACs |
| In-Pixel Threshold Trimming | Working | 1800 DACs |
| # of bugs detected | 0 | |

First Working Silicon

Full Pixel Array Gain & ENC Distributions




$\langle \text{Gain} \rangle = 62 \text{ mV/fC}$
 Spread = 1.1 mV/fC


$\langle \text{ENC} \rangle = 170 e^-$
 No sensor

Pixel Jitter: Test Output

Pixel Jitter: Test Output



Test Pixel 0, Col.Pair 0: T1 RMS vs Q





T1 RMS < 60 ps at 2.5 fC

includes:

- ▶ Test pulse generation
- ▶ Test pulse distribution
- ▶ TX
- ▶ transmission line
- ▶ RX
- ▶ HitArbiter
- ▶ EoC Buffering

TDC Performance


TDC Test Input: Code Density Histograms




- ▶ 16 million random (unsynchronised) triggers
- ▶ bin content gives width estimate

TDC Test Input: Transfer Curves

Leading Fine Time Transfer Curve for TDC 0, hitArbiter 0




Leading Fine Time Transfer Curve for TDC 0, hitArbiter 0




- Bin widths give the transfer curve

TDC Test Input: INL

Leading Fine Time INL for TDC 0, hitArbiter 0




Trailing Fine Time INL for TDC 0, hitArbiter 0




- ▶ transfer curves give the INLs

Leading/Trailing INL: All TDC Channels

Distribution of Leading Fine INL




Distribution of Trailing Fine INL




RMS INL \sim 0.15 LSBs

TDC Performance

Leading Edge Transfer Curve For TDC 0, HitArbiter 1



TOT Transfer Curve For TDC 0, HitArbiter 1




- ▶ Pixel Matrix not involved in measurement
- ▶ Two clock periods ($2 \times 3.125\text{ns}$)


- ▶ Step: 10 ps
- ▶ $3 \cdot 10^4$ triggers/pt.

TDC Performance

Leading Edge Transfer Curve For TDC 0, HitArbiter 1





TOT Transfer Curve For TDC 0, HitArbiter 1



- ▶ Pixel Matrix not involved in measurement
- ▶ Two clock periods ($2 \times 3.125\text{ns}$)

- ▶ Step: 10 ps
- ▶ $3 \cdot 10^4$ triggers/pt.

TDC Resolution




- ▶ Resolution (Mode of the RMS dist.) ~ 58 ps
- ▶ clock/pulse generator synchronisation contributes ~ 30 ps RMS
- ▶ contribution from signal distribution in the chip unknown

Full Chain Performance

Full Chain Behaviour

T1 Pixel Jitter Summary for 32 phases for column pair 0, pixel 0




$T_1(\text{RMS}) < 65 \text{ ps at } 2.5 \text{ fC}$

- ▶ trigger swept through full clk cycle
 - ▶ 32 phases
 - ▶ Step:100ps
- ▶ 10^4 triggers per phase
- ▶ No sensor present

Full Chain Behaviour

T1 Pixel Jitter Summary for all Pixels




$T_1(\text{RMS}) < 65 \text{ ps at } 2.5 \text{ fC}$

- ▶ trigger swept through full clk cycle
 - ▶ 32 phases
 - ▶ Step:100ps
- ▶ 10^4 triggers per phase
- ▶ No sensor present

TimeWalk-Corrected Time Resolution

Distribution of T0 for all pixels



- ▶ No sensor
- ▶ No sensor weighting
- ▶ Calibration done for every pixel
- ▶ $T_0 = T_1 - K(Q) * [T_2 - T_1]$
- ▶ $Q = 1-7.5fC$

“Whole Chip” Resolution ~ 72 ps RMS

Introduction to NA62 and the GigaTracker

The TDCPix Chip Architecture

Measured Performance

Pixel Jitter: Test Output

TDC Performance

Full Chain Performance

Summary

Summary

- ▶ NA62: Ultra Rare Kaon decay measurement
 - ▶ huge beam rate → massive background reduction
 - ▶ GTK Time Tagging $< 200\text{ps}$ per station

Summary

- ▶ NA62: Ultra Rare Kaon decay measurement
 - ▶ huge beam rate → massive background reduction
 - ▶ GTK Time Tagging <200ps per station
- ▶ TDCPix Architecture
 - ▶ 1800 pixel End-of-Column chip
 - ▶ 20mm x 12mm
 - ▶ self-triggering architecture
 - ▶ 4 x 3.2Gb/s on-chip serialisers

Summary



- ▶ NA62: Ultra Rare Kaon decay measurement
 - ▶ huge beam rate → massive background reduction
 - ▶ GTK Time Tagging <200ps per station
- ▶ TDCPix Architecture
 - ▶ 1800 pixel End-of-Column chip
 - ▶ 20mm x 12mm
 - ▶ self-triggering architecture
 - ▶ 4 x 3.2Gb/s on-chip serialisers
- ▶ TDCPix Performance is excellent
 - ▶ First working silicon
 - ▶ Pixel jitter < 60 ps RMS at 2.5fC
 - ▶ TDC gives <60 ps RMS time resolution
 - ▶ Full chain works as expected < 65 ps RMS at 2.5fC
 - ▶ Time Walk Correction Works as expected
 - ▶ “Whole Chip” Resolution ~ 72 ps RMS

Thanks for your attention!!

Backup Slides

Demonstrator


EoC Chip & Assembly



- ▶ What is the limit of the timing resolution attainable?
- ▶ Where does this limit come from?

Summary of Results

Transmission Line Uniformity T_1 RMS Jitter: ASIC




No systematic deterioration of signal quality with distance.

RMS T_0 Jitter Vs Q: Assembly (@ 300V) + Laser


Pixel 0: Far from EoC

Mean T_0 RMS Jitter



Pixel 44: Close to EoC


Mean T_0 RMS Jitter



- ▶ Full event time reconstruction done
- ▶ EoC activity doesn't feed through to the pixels

- ▶ detector bias = 300 V
- ▶ average case ~ 75 ps at 2.4 fC


Beam Test: Time Resolution Vs Detector Bias



at 300 V average performance is 175 ps RMS


M. Fiorini

Time Resolution Limits




- ▶ induced current pulse on electrode changes shape
 - ▶ pre-amp output changes shape
 - ▶ adds $\sim 85\text{ps}$


Sensor current pulses



Time Resolution Limits




Sensor current pulses




- ▶ induced current pulse on electrode changes shape
 - ▶ pre-amp output changes shape
 - ▶ adds ~ 85 ps
- ▶ Charge straggling also contributes
 - ▶ inhomogeneities in charge deposition
 - ▶ adds > 60 ps

Time Resolution Limits



Sensor current pulses





- ▶ induced current pulse on electrode changes shape
 - ▶ pre-amp output changes shape
 - ▶ adds ~ 85 ps
- ▶ Charge straggling also contributes
 - ▶ inhomogeneities in charge deposition
 - ▶ adds > 60 ps
- ▶ uncorrectable contributions for current sensor

Hit Arbiter



TDC: Hit Arbiter

- ▶ fully asynchronous
 - ▶ timing information preserved
- ▶ 5 pixel + 1 test inputs
- ▶ hit signal
- ▶ 5 bit hit address + 5 bit pileup
- ▶ non-adjacent pixels connected to adjacent channels





DLL & Hit Registers

TDC: DLL & Fine Registers





PLL & Serialisers


PLL and Serialisers



PLL and Serialisers




PLL and Serialisers





Clock Distribution


width 8.4mm



PLL and Serialisers




PLL and Serialisers




Decoupling

width 8.4mm



Serial Outputs at 3.2Gb/s




- ▶ Idle words correct
 - ▶ synchronisation works

- ▶ Total Jitter < 150 ps
- ▶ FPGA GTX recv. lock reliably
- ▶ DAQ works reliably


Pixel Behaviour

S-Curves → Pre-Amp Transfer Function

Column Pair 0, odd, Pixel 0: S-Curves




Transfer Curve




- ▶ $Q_{injected}$ adjusted for CAL DAC gain
- ▶ Transfer fit → discriminator offset and front end gain
- ▶ Polarity setup for a hole signal
 - ▶ P-on-N sensor (baseline)
 - ▶ “electron” polarity works too

Trim and TRANGE Functionality


Column Pair 0, even, Pixel 0, Trim = 0-31: TRANGE=0




Pixel TrimDAC Transfer Curve for TRANGE=0




Column Pair 0, even, Pixel 0, Trim = 0-31: TRANGE=1



Pixel TrimDAC Transfer Curve for TRANGE=1



How low will the threshold go?



- ▶ All pixels enabled (& trimmed)
- ▶ Pink: minimum threshold $\sim 0.26 fC$ ($1600e^-$)
- ▶ Blue: nominal threshold $0.7 fC$

Top Level Test Bench

