

The background of the slide is a complex, abstract network diagram. It features a dense web of thin black lines connecting various nodes, which are represented by small circles of varying sizes. Some nodes are highlighted with larger, thicker circles. The overall structure is intricate and resembles a data network or a complex system architecture.

Evaluating the power efficiency and performance of multi-core platforms using HEP workloads

April 14th, CHEP 2015, Okinawa

Pawel Szostek, Vincenzo Innocente

- › **“Haswell-EP” microarchitecture refresher**
- › **Description of the tested setup**
- › **Experiments and results: scalability, vectorization, single core performance, power efficiency**
- › **Conclusions**

“Haswell-EP” microarchitecture refresher

- › **dual-socket** platform, 22nm, AVX2 256b vectors, DDR4 support
- › 10-core and higher core counts come with **two memory controllers** (Cluster-on-Die),
- › beefed-up core (already in single socket HSW):
 - 8 instead of 6 execution units
 - bigger OoO execution buffer (192 vs. 168 entries)

COD Mode for 18C E5-2600 v3



“Haswell-EP” microarchitecture refresher (II)

› comes with a couple of interesting power-saving features:

- frequency/voltage scaled on a per-core basis
- uncore frequency/voltage scaling independent from cores
- configurable TDP
- energy efficient turbo mode

› As in the single socket, AVX slows down the clock. Switching to AVX is penalized

Setup for the tests

- › **Haswell-EP (dual socket):**
 - E5-2699v3 – 18 cores, 2.3Ghz, 145W TDP
 - E5-2698v3 – 16 cores , 2.3GHz, 135W
 - E5-2683v3 – 14 cores, 2.0GHz, 120W
- › **Ivy Bridge-EP:**
 - E5-2695v2 – 12 cores, 2.4Ghz, 115W
- › **Sandy Bridge-EP:**
 - E5-2690 – 8 cores, 2.9GHz, 135W

Setup for the tests (II)

- › 2U Intel Bobcat Pass chassis with 4 servers in an enclosure
- › 8x8GB 2133MT/s DDR4 DIMMs
- › 2xIntel SSD DC S3500 240GB, with LVM stripping
- › Turbo Boost disabled, SMT enabled, P- and C- states disabled unless stated otherwise
- › SLC 6.6 with the 2.6.32-504.12.2




The benchmarks

- › **Standard:** HEPSPEC06
 - not optimized for next-gen hardware
- › **Analysis:**
 - MLFit
 - Threaded (pthreads, MPI, OpenMP, TBB)
 - Vectorized (Cilk+)
 - VIFit (Vincenzo Innocente Fit)
 - lightweight version of Mlfit
 - NUMA-aware memory management
- › **Simulation:** up-to-date ParFullCMS with Geant 4 v.10.01 patch 01 [MT]
 - multi-threaded, not vectorized


HEP-SPEC06 (I)

HEP-SPEC06 scalability (freq. scaled)




HEPSPEC06 (II)


HEP-SPEC06 per core (freq. scaled)




HEP-SPEC06 (III)




Data throughput scalability




Power efficiency scalability



VIFit speed-up (freq. scaled, SNB is the baseline)



Vectorization speedup -no-vec is the baseline




ParFullCMS – energy efficiency

- › **Three power settings (on Haswell-EP E5-2699v3 – 18 cores/socket)**


	Turbo	P- and C-states	Uncore scaling	Energy Efficient Turbo
“standard”	NO	NO	YES	NO
Low power	YES	YES	YES	YES
High power	YES	NO	NO	NO

ParFullCMS – energy efficiency (II)

Power efficiency scalability



Data throughput scalability



Conclusions

- › Haswell-EP offers major improvements in the **uncore** part, which can be mainly exploited by multi-threaded (NUMA-aware) applications
- › Otherwise, we “just” get a massive **core-count increase**
- › Haswell-EP provides **higher vectorization gains** than previous dual socket platforms
- › New power saving features allow lowering down the **absolute power consumption**, but for a cost of lower power efficiency

Questions?

質問？

Other questions?
pawel.szostek@cern.ch



BACK-UP SLIDES

Detailed COD diagram





Image: Intel

Detailed COD diagram (II)


Haswell EP Die Configurations



Not representative of actual die-sizes, orientation and layouts – for informational use only.

Chop	Columns	Home Agents	Cores	Power (W)	Transistors (B)	Die Area (mm ²)
HCC	4	2	14-18	110-145	5.69	662
MCC	3	2	6-12	65-160	3.84	492
LCC	2	1	4-8	55-140	2.60	354


Core-to-core bandwidth



Backup – VIFit with a core disabled

VIFit runtime with a core disabled

mean values over 100 runs



Backup – power consumption

