The past few years have seen a growth in supercomputing flops faster than Moore's Law. Technology to increase compute density, ensure interconnect scaling and to improve resiliency have been enabling system designers to take on designs of greater complexity and scale. We are entering a phase in which the heterogeneity of systems and new use cases become strong drive for designing HW and SW architectures to serve the needs at the crossroad between HPC and Big data.