



Measuring time with a 5-ps precision at the systel level with the WaveCatcher family of SCA-based fast digitizers

D.Breton, J.Maalmi, P.Rusquart (LAL Orsay), E.Delagnes (CEA/IRFU)







lrfu



Introduction

lrfu

- The technologies have evolved at an amazing rate in the last decade, and during this period our electronics engineer everyday work has been transformed consequently
- Sometimes we have to design systems housing only few channels, for instance for our test or characterization benches, other times large scale systems for physics experiments, thus pushing us to look for the best solution to perform as precise as possible signal measurements at the lowest cost and power consumption
- Our consecutive developments thus made us use high-end commercial ADCs as well as developing high performance TDCs and analog memories
- Now we deal with many GS/s, which actually permits getting closer to ps => we can aim at measuring the time using waveform digitization ...



A few comments about TDCs

Irfu CEC saclay

• Current most performant TDC use digital counters and Delay Line Loops (DLLs):

=> advantage: produces directly the encoded digital value

=> but the resolution is at least limited by the DLL step (often by environmental factors)

- Actual time resolution of today's available most advanced ASICs: ~ 20 ps
- New developments are ongoing

BUT a TDC needs a **digital** input signal

- \Rightarrow analog input signal has to be translated to digital with a **discriminator**
- \Rightarrow additional jitter and residues of time walk effect enter the game
- ⇒ overall timing resolution is given by the quadratic sum of the discriminator and TDC timing resolutions







- Actually, the best way to precisely measure the arrival time of a signal is to digitize it with a very fast and precise ADC.
- Indeed, once data is digitized, one can perform a digital treatment of data to precisely extract time information
 - Waveform contains all information (if properly digitized)
 - Depending on the information requested (amplitude, charge, time, FFT, ...), different types of algorithms can be used
 - One of the goals is to find the both simplest and most effective algorithms which could be integrated within companion FPGAs
 - ⇒ Waveform sampling can be used for designing high performance TDCs
 - ⇒ It was shown that > 1GS/s sampling rate together with a good SNR (>10bits) was leading way to the ps level
- Caution: signal to noise ratio is always an issue, even for a TDC





- As said before, a perfect digitizer for fast signals would be for instance a 10-GS/s 12-bit flash ADC.
 - The 120Gbits/s output data rate per channel could make anybody nauseous, especially at large scale …
 - Moreover, 10 GS/s sampling doesn't give enough time to process the sampled signal in real time
 - \Rightarrow the idea to **digitize only the interesting part** of the signal rises!
 - ⇒ storing the analog signal at high sampling rate and stopping the recording whenever something interesting occurs, just the time to digitize and transfer data to the next readout stage
 - \Rightarrow This **reduces the power and the dataflow** by a huge factor
 - \Rightarrow But ... this induces **dead-time** for digitization
 - Depending on the application, dead-time can be more or less bothering ...

An analog memory can record waveforms at very high sampling rate (>>GS/s) After trigger, they are digitized at much lower rate with an ADC (~10/20 MHz)



- A write pulse is running along a folded **delay line** (DLL).
- It drives the recording of signal into analog memory cells.
- Sampling stops upon a trigger signal.
- Readout can target an area of interest, which can be only a subset of the whole channel
- Dead time due to readout should remain as small as possible (<100ns / sample).



lrfu







- Short DLL:
 - Smallest cumulative jitter.
 - Junction between DLL.
- 1 servo control of Delay / Column => high stability.
- Analog Input Buffering:
 - High input impedance:
 - Linearity
 - No DC input current
 - No Ringing. Flat response
 - Power consumption
 - BW limitation
- Analog bus split in divisions: lines
 - Shortest analog bus :
 - More uniform bandwidth.
 - Less analog delay along the bus.
 - Parallel readout => faster readout.
 - 1 buffer / line :
 - Better analog BW/power consumption FOM
 - No ghost pulse or baseline shift effect at high signal rate
 - Offset between lines (corrected by DAC on-chip).
- Initial philosophy: possibility to work with no off-chip correction (pedestal, amplitude, time) => limit external computing

Analog design is fully differential







- Analog memories actually look like perfect candidates for high precision measurements at large scale:
 - Like ADCs they catch the signal waveform
 - TDC is built-in (position in the memory gives the time)
 - Only the useful information is digitized (vs ADCs) => reduced dataflow and power
 - Any type of digital post processing can be used
 - Main design difficulty is less sampling frequency than signal bandwidth
- Their drawbacks:
 - The limited recording depth
 - The readout dead-time limiting the input rate
- But:
 - Only a few samples/hit can be read => this may limit the dead time
 - Simultaneous write/read operation is feasible, which may further reduce the dead time





Board and system developments based on SAMLONG.





The USB_WaveCatcher board (V6)

lrfu





lrfu

œ

saclay

The 16/18-channel board

- 1.6mm thick
- 10 layers
- 233 x 220 mm²
- 3200 components
- 25 power supplies (5 global, 20 local)

• Four **4-channel blocks** (can be used as **mezzanines** on other boards)

 2 extra channels dedicated to
 « digital » signals



2-channel front-end diagram

Irfu CEC saclay





Front-end block can be used as a mezzanine

Irfu CEO saclay

The latter's design is compatible with the **CAEN** X743 digitizer board family





Building larger scale systems





64-channel backplane



To synchronise many boards a controller board is needed, plus a backplane for the interconnections

The controller board

we have built a very compact 64+8-channel system:

→ already used for the CORTO Cosmic Ray Telescope at Orsay and for a prototype of new Gamma Spectrometer for particle detection, soon at CERN for beam characterization

we are also building a 960-channel system based on 3 6U-crates (for the first module of the future SuperNemo neutrino experiment)



The 64+8-channel digitizer







- Possibility to add an individual DC offset on each channel
- Individual trigger discriminator on each channel
- Integrated raw trigger rate counter on each channel
- External & internal trigger + different modes for coïncidence triggering
- 2 extra memory channels for « digital » signals on 16-channel board
 - => can be used as additional analog inputs
- One pulse generator on each input
- External clock input for multi-board applications (8, 16 & 64-channel)
- Embedded USB, UDP and Gigabit optical interfaces (8, 16 & 64channel)
- Possibility to upgrade the firmware via US
- Embedded charge extraction
- Embedded signal amplitude and baseline extraction



Embedded digital CFD for time measurement



The 64-channel software







The 64-channel software (2)



WAVECATCHER 64CH V1.1.2 Interface Configuration Run Graph Firmware Advanced Help 🚹 । 🍕 🖸 । 🍉 🔕 🗠 । 📉 🖄 🔍 🔍 । 🚥 । 🖓 🚡 । 🕕 🔝 Horizontal/acq Data mV/Div MAIN VERTICAL HORIZONTAL/ACQ TRIGGER panel ch33:500 h3:500 ch35:50 TRIGGER DELAY SAMPLING [GS/s] h4:500 ch3l 27.00 36.00 1.07 1.28 ch5:500 ch37:500 45.00 0.8 1.6 18.00 3 6:500 ch38 -54.00 0.53-ch7:500 ch39 ~2.13 9.00-8:500 ch40:500 0.00 63.00 0.4 3.2 2 h9:500 ch41:500 10:500 ch42:50 0.00 Div 312 ps/sample 11:500 ch43:500 [Div] h12:500 ch44:50 k13:500 eb/15:50 Recording depth : Shortened Full Amplitude WAVECATCHER 64CH V1.1.4 Interface Configuration Run Graph Firmware Advanced Help Specified depth: 🗧 🔂 🛛 🗴 16 samples = 0.00 ns 🖬 (K, 🖪 (🍉 🕒 🔊 (K, K, O, Q,) 🚥 (A, 🚡 (🕦) 🍰 Data mV/Div MAIN VERTICAL HORIZONTAL/ACQ TRIGGER 5ch32:200 ch33:200 All channels: 🔤 🛄 -2 **Trigger Sources :** Off On Ind 4ch3:200 ch35:200 h4:200 ch36:2 -3-Ch2 └ Ch10 └ Ch18 └ Ch26 └ Ch34 └ Ch42 └ Ch50 └ Ch58 └ Ch3 └ Ch11 └ Ch19 └ Ch27 └ Ch35 └ Ch43 └ Ch51 └ Ch59 └ ch5:200 ch37:200 3-Ch4 T Ch12 T Ch20 T Ch28 T Ch36 T Ch44 T Ch52 T Ch60 T Infos Warnings Errors ch7:200 ch39:20 Ch5 T Ch13 T Ch21 T Ch29 T Ch37 T Ch45 T Ch53 T Ch61 T Ch6 「Ch14 「 Ch22 「 Ch30 「 Ch38 「 Ch46 「 Ch54 「 Ch62 「 Ch7 「 Ch15 「 Ch23 「 Ch31 「 Ch39 「 Ch47 「 Ch55 「 Ch63 「 -4 18h:2min:27s: Run started in continuous mode. . h8:200 ch40:200 2-18h:2min:43s: Run stopped. ch9:200 ch41:200 18h:2min:43s: Run is over. 18h:2min:43s: Run started in continuous mode. n10:200 ch42:200 Select Channel : -5 18h:2min:47s: Run stopped. h11:200 ch43:200 18h:2min:47s: Run is over. CHO -1 18h:2min:47s: Run started in continuous mode. THRESHOLD [Div] ch12:200 ch44:200 18h:4min:0s: Run stopped TriggerType ch13:200 ch45:200 18h:4min:1s: Run is over. 0.000 C Software Amplitude | -5 -0.5000.500 0ch14:200 ch46:200 Exit Normal ch15:200 ch47:200 C Internal C External -1.000 [~]1.000 C Coincidence -1ch17:200 ch49:200 1.250 -1.250with ext trig 🔲 Apply to All 🏻 🍧 0.020 V ch19:200 ch51:200 Gate Length -2-Edge 10 ns @3.265/s h21:200 ch53:200 Apply to All £ Π лŁ -3h23:200 ch55:200 Infos Warnings Errors Trigger panel ch25:200 ch57:200 -4-18h:40min:21s: Run started in continuous mode. * ch26:200 ch5 18h:40min:55s: Run stopped. ch27:200 ch59:200 18h:40min:55s: Run is over. 18h:40min:55s: Run started in continuous mode. ch28:200 ch60:20 18h:40min:56s: Run stopped. 1 2 3 4 5 6 10 11 12 13 14 ż 8 ģ 15 16 ch29:200 ch61:200 18h:40min:57s: Run is over. Ó. 18h:40min:57s: Run started in continuous mode. Time[20.00 ns/Div] ch30:200 ch62:2 18h:41min:26s: Run stopped. 18h:41min:26s: Run is over. 64 ch31:200 ch63:20 T Exit 📲 Dig0 Dig1

The 64-channel software (3)

lrfu







Board performances: examples

600

Bandwidth (small signal 100V pp) 000 000 000 000 000 000 000

0

0

50

100



Small Signal Bandwidth (100mV pp sinewave)

: 374 MHz

150

200

Power consumption (mW)

250

300

350

400

211mW

460 MHz









- DC-coupled 1024-deep channels with 50-Ohm active input impedance
- ±1.25V dynamic Range, with full range 16-bit individual tunable offsets
- Bandwidth ~ 500MHz
- Signal/noise ratio: 11.7 bits rms (noise = 700 µV RMS)
- Sampling Frequency: 400MS/s to 3.2GS/s
- SAMLONG power consumption: ~400 mW for 2 channels (full bandwidth)
- 2-channel readout dead-time for 1024 cells: 125 µs (66 µs @ 20 MHz)

•Acquisition rate (**full events**) is not limited by USB (30 Mbytes/s) but by the software and the capacity to store events on disk

- Acquisition rate (data extraction in FPGA): see next slides
- Time performances will be described later in this talk





Time calibration and performances





Time calibration

CEO saclay

lrfu

The basics of our calibration method have been described many times since TWEPP 2009 conference. This simple method is based both on statistics an on direct measurement performed on a repetitive signal. The absolute value of the measurements is based on the period of SAMLONG's main clock.

Search of zero-crossing segments of a sine wave => length and position

- Length is proportional to time step duration assuming that sine wave is a straight line (bias is very small). Due to the circular design of the memory, the sum of the segments is equal to the round trip, which corresponds to a known amount of SAMLONG clock periods.
- Position of zero-crossings is periodical so their distance should be constant.







> Without any time corrections, the levels of raw time DNL and INL already give a good time resolution of the order of 15 ps rms

- Raw DNL is usually below 8 ps rms and raw global INL below 15 ps rms
- See example below, randomly extracted from a 16-channel WaveCatcher board



Global DNL 6.4 ps rms, Global INL 11.1 ps rms

D. Breton – Ps Timing Workshop – Clermont-Ferrand – March 2014





> Due to the Matrix structure of the circuit, DNL is locally linked to columns

 Length of segments displays a structure modulo 16 which corresponds to the number of lines

➤ Measuring the distance in samples between zero-crossings and knowing that the round trip around the memory is 320 ns (@3.2GS/s) gives the Column INL.

➢ Interconnecting the column DNL extracted from the segments with the column INL gives the global INL.







> Relaunching the calibration with INL correction active gives an idea of the quality of said correction

- Global DNL usually gets below 0.5 ps rms
- Global INL usually gets below 1 ps rms



Global DNL 0.53 ps , Global INL 0.75 ps

D. Breton – Ps Timing Workshop – Clermont-Ferrand – March 2014



WaveCatcher characterization setup

• Source: asynchronous set of two positive pulses hitting the memory wherever

≻For the least jitter



Same pulse splitted and sent to two different channels: distance between pulses depends only on the cable lengths

→ with this setup, we can measure precisely the time difference between the pulses independently of the timing characteristics of the generator!

➢For an easier setup

lrfu

saclay



Two pulses coming from two different outputs of the generator: distance between pulses is programmable

→ in this case, the jitter of the generator is added to the measurements.





saclay

Pulses are produced by an AFG3252 arbitrary generator

- Rise and fall time are 2.5 ns
- FWHM is 4 ns.
- Amplitude is 1.25 V
- => Slope ~ 0.5V/ns

> We also use HP81110/12

- Rise and fall time are 1.6 ns
- FWHM is 2 ns.
- Amplitude is 0.7 V.

> Results are equivalent with both generators using delay cables

We can use either a fixed threshold or a digital CFD (performed by software)

> Results are equivalent for digital pulses









Delays are performed with cables to limit jitter. Trigger on signals.

➢ Reaching the ps level at the chip level is a challenge, keeping it at the system level is another.

Difficulty here is the use of daughterboards



Ch0-Ch1





Ch0-Ch2

Ch0-Ch4 Ch0-Ch7





Jitter results with 64-channel WaveCatcher

Irfu CEC saclay

Delays are performed with cables to limit jitter. Trigger on signals.

> Difficulty here is the use of a backplane to distribute the clock.

• Central control board is the source of the 200 MHz clock



Ch0-Ch1



Ch0-Ch4





All other pairs





Jitter measurement results (2)



- Effect of the amplitude of the second pulse on the measured jitter
- Mode used is CFD
- Signal slope to noise ratio is dominant here
 - 0.7-mV noise theoretical contribution is displayed in brown
 A more complex method than CFD (like chi2) would be necessary to improve time resolution for small signals



> Reaching this level of performance, you become sensitive to any "detail"

- Temperature is one of them!
- Any uncompensated element in the measurement chain will modify the result
- There is a sensitivity in the SAMLONG chip at the level of the phase comparator
- Effect on the measurement seems of the order of 2 ps for a 5-degree difference with the calibration temperature => for high precision measurement, cooling has to be mastered (could be a problem mainly for single boards, cooled by user)
- We already have clews to still improve the temperature stability





- One of the weak points of the analog memories is the readout^{se} dead-time:
 - Thanks to the posttrig system, the read pointer can target the area of interest where the signal seats, reducing the quantity of data to read if the full waveform is not necessary ...
 - We worked on increasing the readout frequency (which is also the ADC frequency) up to 20 MHz.

Readout length	Nb of events in derandomizer	Dead-Time@ 10 MHz [µs]	Dead-Time@ 20 MHz [µs]
Max: 1024 cells (64 columns)	7	125	66
Min: 64 cells (4 columns)	97	19,6	11.8

- At 20MHz, noise level rises only by a few % (0.75mV).
- USB and software usually are the main limitation for dataflow, especially if complex correction algorithms have to be used.

Baseline, Peak, Charge and Time Extraction in the FPGA

• The very good level of performance of the SAMLONG chip without external correction permits implementing an effective on-the-fly calculation directly on the board (in its companion FPGA) :

saclay

This information is extracted from raw data directly coming from SAMLONG (with on-chip correction of the line offsets)

- Baseline (16 bits)
- > Peak (16 bits)
- Charge (23 bits)
- Real Digital CFD on Rising and Falling edge Time : (18 bits : bin of 1.22 ps)
- > Absolute Time : given by the FPGA 40-bit TDC timestamp

(Logic elements used for this calculation in the Cyclone 3C16 FPGA < 1000 per channel)



- ➤ The Raw Time Resolution of extracted CFD time is ~15 ps rms
- Time resolution after INL correction on both edges is 3 to 4 ps rms
 This result is equivalent to that obtained with Software Time extraction on the waveform
 - > The INL correction will also be implemented inside the FPGA.





l r f u CEO saclay

- For systems with a high number of channels, the type of software data treatment is constrained by three factors that are linked to the system :
 - 1. Trigger Rate : the data rate is directly linked to it
 - 2. Capacity to save data on disk : the more data per event, the bigger the time to store it and the bigger space needed on disk
 - 3. Capacity to perform online treatment :
 - Takes time **but** reduces the data flow
 - If complex \rightarrow takes more time

An ideal optimized system would follow the trigger rate and store on disk only data fulfilling the experiment requirements.

This is why for High Trigger Rate systems, online data treatment has to be as limited as possible, nevertheless offering a very good precision (for instance, highdegree polynomial fit of signal does not seem to be a reasonable option for on-line calculation, but ok for off-line studies)

For very fast acquisition system, firmware extracted data is the ideal solution (\rightarrow no software online treatment): with the WaveCacher systems it gives an almost similar time precision (up to 64 channels as of today)

→ expected event rate with 16-ch board > **10 000 evts/s**.





Now, let's follow the Hedgehog ...



- So, from all that was said before, what about a TDC mixed with an analog memory and an ADC ?
 - => Introducing the new concept of Waveform TDC
 - Works on analog signals!
- Time, Waveform Shape, Charge, Amplitude are all available

Conclusion

lrfu

- Waveform sampling permits high precision time measurements
 (a few ps rms)
 - ADCs would do the job nicely but at least 99% of data would go to the bin at owner's expense! (power, FPGA, ...)
- Analog memories actually look well adapted to the task at large scale and for reasonable trigger rates:
 - Dead-time remains a limitation: recently reduced in our system down to 12 µs
 - Embedded time extraction inside the FPGA permits benefiting of the minimum dead-time and reducing the dataflow: we presented the First Embedded Timing Resolution results obtained with Analog Memories => ~3 to 4 ps rms!
 - We'll go on optimizing this feature extraction
- ✓ Merging the advantages of a TDC and of analog memories:
 - SAMPIC, the Waveform TDC ... (see talk by E.Delagnes)

Backup slides

l r f u

Tektronix oscilloscope

Goal was to compare different electronics for measuring the signal time difference between 2 MCPPMTs => **NIM paper A 629 (2011) 123–132**

A flexible architecture thanks to LAL-Usb & LP-Bus

Event fragments are **pushed** towards USB => this permits a **sparsified readout**