

Advanced technique for high accuracy tunable ring oscillator vernier TDC in FPGAs and ASICs




*E. Bechetoille, C. Girerd, H. Mathez
Université de Lyon 1, Villeurbanne ;
CNRS/IN2P3, Institut de Physique Nucléaire de Lyon.*



Outlines

- Basics of vernier ring oscillator TDCs
- FPGA implementation (ALTERA)
- Tuneable ring oscillators design
- Test results
- Limitations
- Hybrid architecture
- ASIC implementation
- Conclusion

Ring-Oscillator based TDC Architecture



- Simple architecture: Low Area, low consumption, can implemented in standard cells
- The TDC resolution is given by the frequency difference between oscillators
- In theory the resolution can be very small, as small as the frequency difference

ASIC	[1] Youngmin Park Wentzloff	[2] Jianjun Yu
Process	65 nm	130 nm
Resolution	1 ps *	8 ps
DNL/INL	0.5/0.8 **	0.5/0.8


*Range 0 to 130 ps

** Simulation

FPGA	[3] Sachin S. Junnarkar	This Work
Process	ALTERA Stratix II	Cyclone III
Resolution	11.8 ps (rms)	~ 10 ps *
DNL/INL	0.5 / 1	-

* under test

Ring oscillators Vernier TDC timing



Step 1 The slow oscillator is started on the START signal

Step 2 The fast oscillator is started on the STOP signal

Step 3 At each period the Fast clock get an advance of $\Delta t = (T_0 - T_1)$ over the slow clock

Step 4 The two oscillators are stopped when there are in phase and counters are latched

with $T_1 < T_0$

$$T = (N_0 \cdot T_0) - (N_1 \cdot T_1)$$



The delay measurement is

$$T = T_0 \cdot (N_0 - N_1) + N_1 \cdot \Delta t$$

The TDC resolution is given by:

$$T_0 - T_1 = \Delta t$$


Simple Ring oscillator




- The number of stages must be odd to allow oscillations
- The number of stages determines the oscillator period
- The OSCILLATOR is gated by an AND for start and stop.

Phase detector

This is the commonly used phase detector in this type of TDC




Detects a 1 followed by a 0



ALTERA FPGA DEFINITIONS



- An FPGA is an array of Logic Cell (LCELL)
- LCELLs are grouped as LAB (Logic Array Blocs)

Example : Cyclone III



ALTERA FPGA implementation of ring oscillator vernier TDCs


RING OSC



- Ring oscillator design in FPGA requires to use advanced methods and tools
 - Logic lock regions for routing and placement preservation
 - ECO (Engineering Correction Order) for manual routing

- With this method it is possible to build TDCs with very good performances [1]
- But it is rather difficult to target a specified resolution (and very low resolution)
- Fewer iterations can be necessary, dispersions between FPGAs ...

TUNABLE RING OSCILLATORS IN FPGA



Goal :


- Modifying the frequency by a digital control, on line.
- Being able to target a specific Δt between two oscillators

Techniques:

- Using the propagation delay variations of logic cells
- Modifying the path of the signal in the chain
- Preference for structures with low variations


TUNEABLE OSCILLATORS

Moving inverters ©



$$T_{p_{pass}} \neq T_{p_{inv}}$$

sel	Tp
0	$T_{p_{pass}}$
1	$T_{p_{inv}}$




Condition : Somme Cells must be different (e.g. $T_{pass}(n) \neq T_{pass}(n+1)$)

- Involuntary due to silicon dispersion.
- Voluntary by choosing inverters of difference strength (propagation delay)


TUNEABLE OSCILLATORS

Moving inverters ©

Basic tuneable cell



The basic element can be replaced by an XOR cell




The control word can change the position and the number of inverters

TUNEABLE OSCILLATORS

Moving inverters ©

Example with 8 cells



The number of selected inverters must be odd (oscillation condition)

For a chain of n Elements the number of possibilities Y is :

$$Y = \sum_{\substack{p=2k+1 \\ (k \in \mathbb{N}, p \leq n)}} C_n^p$$

$$Y = C_8^1 + C_8^3 + C_8^5 + C_8^7 = 128$$


The number of TDCs (combination of 2 oscillators)

$$128^2 = 16384$$

But how to quantify the differences between all these combinations


TUNEABLE OSCILLATORS

Moving inverters ©



$$T_1 = T_{p_{pass}} A + T_{p_{pass}} B + T_{p_{inv}} C + T_{p_{pass}} D + T_{p_{pass}} E + T_{p_{pass}} F + T_{p_{inv}} G + T_{p_{inv}} H$$

We change on bit in the select word



$$T_2 = T_{p_{pass}} A + T_{p_{pass}} B + T_{p_{pass}} C + T_{p_{pass}} D + T_{p_{inv}} E + T_{p_{pass}} F + T_{p_{inv}} G + T_{p_{inv}} H$$

$$T_2 - T_1 = T_{pass} C - T_{p_{inv}} C + T_{p_{inv}} E - T_{pass} E$$

$$T_2 - T_1 = (T_{pass} C - T_{p_{inv}} C) - (T_{pass} E - T_{inv} E)$$

TUNEABLE OSCILLATORS

Moving inverters ©

More generally if we have **N** available family of XOR gate

The list of possible differences for one change in one oscillator is **N.(N-1)**

$$(\Delta_{a,b})_{a \neq b \in [1,n]} = (T_{pass_a} - T_{inv_a}) - (T_{pass_b} - T_{inv_b})$$

These differences depends one the XOR family (a vs b) and between function passing/inverting in the same family (pass/inv)


CONCLUSION : In order to obtain frequency variations, we must use the maximum of different XOR gate in each oscillator

In ASICs it is easy as the technology offers fewer versions of XOR gates with differents strenght.

In FPGA, it is not obvious, because combinational logic is implemented in look up tables

Propagation delay characteristics of LCELL in ALTERA FPGA

- The combinational parts is Look Up table (65536) possibilities of equations of 4 inputs




We observed that in the ALTERA FPGA the XOR propagation delays depends on the input which is used. Example with 4 XOR gates using different inputs

Entrée	RR (rising input / Rising output) ps	FF Falling input Falling output ps
A	471	481
B	494	496
C	324	316
D	177	155


Example of chain with 8 XORs using inputs B,C,D input A is used for selection

Timing report for a chain of 8 XOR. Routing has been manually modified to use 3xC inputs, 3xD inputs and 2xB inputs.

Colonne1	Colonn	Colon	Colonn	Colo	Colonne6	Colonne7
0	0	FF	CELL	1	FF_X4_Y28_N17	inst11 q
0	0			1	FF_X4_Y28_N17	inst11
0.509	0.509	FF	IC	1	LCCOMB_X5_Y28_N12	inst2 inst21 datac
0.812	0.303	FF	CELL	1	LCCOMB_X5_Y28_N12	inst2 inst21 combout
1.222	0.41	FF	IC	1	LCCOMB_X5_Y28_N18	inst2 inst20 datac
1.504	0.282	FR	CELL	1	LCCOMB_X5_Y28_N18	inst2 inst20 combout
1.735	0.231	RR	IC	1	LCCOMB_X5_Y28_N16	inst2 inst17 datad
1.884	0.149	RF	CELL	1	LCCOMB_X5_Y28_N16	inst2 inst17 combout
2.178	0.294	FF	IC	1	LCCOMB_X5_Y28_N6	inst2 inst24 datab
2.527	0.349	FF	CELL	1	LCCOMB_X5_Y28_N6	inst2 inst24 combout
2.942	0.415	FF	IC	1	LCCOMB_X5_Y28_N24	inst2 inst30 datac
3.224	0.282	FR	CELL	1	LCCOMB_X5_Y28_N24	inst2 inst30 combout
3.456	0.232	RR	IC	1	LCCOMB_X5_Y28_N2	inst2 inst22 datad
3.605	0.149	RF	CELL	1	LCCOMB_X5_Y28_N2	inst2 inst22 combout
3.901	0.296	FF	IC	1	LCCOMB_X5_Y28_N20	inst2 inst19 datab
4.25	0.349	FF	CELL	1	LCCOMB_X5_Y28_N20	inst2 inst19 combout
4.657	0.407	FF	IC	1	LCCOMB_X5_Y28_N10	inst2 inst18 datac
4.939	0.282	FR	CELL	1	LCCOMB_X5_Y28_N10	inst2 inst18 combout
5.169	0.23	RR	IC	1	LCCOMB_X5_Y28_N0	inst2 inst4 datad
5.318	0.149	RF	CELL	1	LCCOMB_X5_Y28_N0	inst2 inst4 combout
5.831	0.513	FF	IC	1	DDIOOUTCELL_X5_Y29_	inst8 d
6.306	0.475	FF	CELL	1	DDIOOUTCELL_X5_Y29_	inst8




TDC bloc diagram



Calibration results on hardware


The calibration consist in sweeping all the combination of slow and fast oscillators (in this case with 3 inverters among 8) when obtained 3146 combinations



The calibration result is a list of resolutions with the corresponding TDC selection. We can choose any TDC among these 3146.


DNL histogram (50 ps TDC selected)

This DNL histogram is obtained by Sweeping the delay of inputs signals from 0 to 1 ns by step of 10 ps (100 measures by step)



Mean of bin width is :
52ps (expected 50ps)

Differential non linearity :
+/- 15 ps max
< 0.3 LSB



Test of 10 ps TDC


DNL histogramme :

Input delay variation step is 10 ps


100 measurements for each step.

The range is 830 ps.

Mean Bin width = 11,8 ps




DNL = +/- 4 ps , +/- 0.5 LSB




Problems and limitations

e.g. cumulated jitter on a 37 ps TDC selection




We observed that the TDC jitter increases with the delay range. This means that for low resolutions TDC the delay range must be reduced to preserve a low jitter regarding the resolution.

Visualization of the cumulated jitter for a R.O. of $T=3.3$ ns (7x inverters)
1 ns / div period jitter= 9.4 ps $cycTocyc=12.5$ ps (40GSps)



Cumulated jitter vs. number of cycle periods for different ring oscillators




For a same number of cycles the fastest oscillator has the smallest jitter.

$$T = T_0 \cdot (N_0 - N_1) + N_1 \cdot \Delta t$$


N increases with T (delay to measure) and Also when Dt decreases (low resolution)

HYBRID Architecture: Vernier + Delay Chain

Goal : dividing the measurement range into small parts
in order to reduce the impact of jitter





Hybrid architecture *(preliminary results)*



The maximum oscillation cycles is about 12 (excepted for the widest bin)



IBM 130nm ASIC XOR TDC



The loop chain by itself measure $75\mu\text{m} \times 6\mu\text{m}$
 (considering only the NAND and the 10-XOR)
 Power consumption = $\text{SUM}(C_{\text{load}}) * U^2 * \text{freq}$
 Asic has less interconnection than FPGA => C_{load} is smaller





<http://micrhau.in2p3.fr/spip/spip.php?article117>




Choice : *Interleaved* layout.
 But could have been *folded* easily



Schematic Simulation verified

- The XOR is whether an inverter or a buffer depending on the selection bit.
- Rising and falling edges are different for each selection (inv or buf)
- The resulting oscillating period are around 2.8 and 2.9ns.





Conclusions

- We presented a new technique of tuneable oscillators to be used in vernier TDC or other applications with high sensitivity in frequency adjustment.
- We found that the cumulated jitter prevent us to exploit all the potential of this oscillators
- We started to test an hybrid architecture with delay chain and multiple phase detector stage to reduce the jitter effect
- An ASIC implementation has been designed and sent in foundry. The main difference with FPGA is that more XOR families can be inserted in the ring oscillator chain and that the routing can be optimized. The test will allow to quantify the gain performance, especially for the jitter performance, can be achieved in this configuration.


Références

- [1] [Implementation of sub-nanoseconds TDC in FPGA: applications to time-of-flight analysis in muon radiography](#)
- [2] [FPGA-Based High Area Efficient Time-To-Digital IP Design](#)
- [3] [Performance and area tradeoffs in space-qualified FPGA-based time-of-flight systems](#)
- [4] [An FPGA wave union TDC for time-of-flight applications](#)
- [5] [FPGA-Based Self-Calibrating Time-to-Digital Converter for Time-of-Flight Experiments](#)
- [6] [Upgrading of Integration of Time to Digit Converter on a Single FPGA](#)
- [7] [Area efficient time to digital converter \(TDC\) architecture with double ring-oscillator technique on FPGA](#)
- [8] [FPGA based self calibrating 40 picosecond resolution, wide range Time to Digital Converter](#)
- [9] [The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay](#)
- [10] [Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices](#)
- [11] [Several Key Issues On implementing delay line Based TDCs using FPGAs](#)

ANNEXES

Calibration results

minimum frequency differences



We observed that period differences (between slow and fast oscillator) as low as < 1 ps can be obtained with the moving inverter method in FPGA.

But it does not guarantee that TDC will work well for these very low resolutions.

Consequence on period variations in the ring oscillator



As seen before the list of possible variation is in theory given by

$$(\Delta_{a,b})_{a \neq b \in [1,n]} = (T_{pass_a} - T_{inv_a}) - (T_{pass_b} - T_{inv_b})$$

Remark :It is possible to have an estimation using the min/max delay as the timing analyser make a transitions analysis


$(T_{max} - T_{min})$ for each 8 cells in the chain

Then we calculate all the possible delays
 $N.(N-1) = 7*8 = 56$



Test of 10 ps TDC


RMS jitter of TDC measurement (range 1 ns)



Conclusion : The major limitations is due to jitter,

- The measurement range must be limited (it is proportional to resolution)
- The oscillator frequency must be as high as possible


Example of chain with 8 XORs using inputs B,C,D



We observed that the difference between different CELL families is relatively constant
This confirms the input choice is a good way to control the CELL propagation delay.


Test of 10 ps TDC

TDC response input delay variation by step of 10 ps range 1 ns.




The cumulated jitter effect limits the range of measurement.

Hybrid architecture (preliminary results)




The histogram of the latch values gives the width of each delay chain element

Other example of TDC response with input step of 10 ps (50 ps TDC selected)



The TDC measure the time difference of two clock signal provided by an External generator (Agilent 81150 A input jitter ~ 25 ps) ove a range of 1 ns by step of 10 ps.

Test setup




Remark : For the moment test are made with a not optimal setup

- Standard FPGA board not dedicated for fast timing measurement
- TDC inputs are LVCMOS 3.3V
- Output jitter of generator (25 ps rms)


BASIC PRINCIPLE OF VERNIER

Example : $T_{slow} - T_{fast} = \Delta t$ $T_{slow} = 8 \cdot \Delta t$



- Starting from 0, each period the FAST clock take a advance of ΔT
- In this example after 8 clock periods the two clocks are in phase.
- But the the FAST clock has on period more.

TDC CASE



- In the TDC case the 2 clock starts with any phase shift
- The initial phase shift is proportional to the counters
- Dead time depend on T_0/dT ratio (8 dans l'exemple)
- In this example the dead time is $5 \cdot T_1$.
- Delay measurement less than T_0 only depend on dT

In this example


$$N_0=7 \quad N_1=5$$

$$T = T_0 \cdot (N_0 - N_1) + N_1 \cdot \Delta t$$

$$T = 2 \cdot T_0 + 5 \cdot \Delta t$$

- T_0 and Δt are obtained by calibration


Jitter (50 ps TDC selected)



Remark : This include the input jitter which is about 30 ps.

FPGA IMPLEMENTATION

- Example of Ring oscillator schematic




- For the synthesis tool it is a COMBINATIONAL LOOP which a bad design practice
- Also without explicit LCELL instantiation the synthesis tool will optimize the reduce the inverter chain to only one inverter
- LCELL buffers prevent the synthesis tool to optimize the design
- A VHDL description is also possible


In practice : It is better to synthesize the ring oscillator in open loop in order to allow the timing analysis.

FPGA IMPLEMENTATION

- RING OSCILLATORS CANNOT BE SYNTHESIZED DIRECTLY



A SPECIFIC DESIGN FLOW IS RECOMMENDED



Ring oscillator design

- A separated project is recommended for ring oscillators only
 - A dedicated region for the placement of each oscillator
 - Synthesis of each oscillator with timing constraints (SDC)
 - Timing analysis
 - Post compilation Editing (ECO) chip planner
 - Regions exportation.

TDC top design

- TOP project creation.
 - Empty entity for each ring oscillator.
 - Synthesis, placement and routing
- Regions importation for ring oscillator (with routing preservation constraint)
 - Final routing

Post compilation edition

It is possible to change the input used (A,B,C or D) by the look up table and then To slightly modify the propagation delay

Node name: LCCOMB_X3_Y28_N0 -- |top_dif_ring_osc|RING_OSC1_TDC0_inst1|inst4

Input Port name	Signal name	Latch info	Inverted
Register Node			
Combinational Node			
CIN	<Disconnected>	N/A	False
DATAD	top_dif_ring_osc RING_OSC1_TDC0_inst1 inst18	N/A	False
DATAB	<Disconnected>	N/A	False
DATAA	top_dif_ring_osc ~GND	N/A	False
DATAC	<Disconnected>	N/A	False

Output Port name	Signal name
Register Node	
REGOUT	<Disconnected>
Combinational Node	
COMBOUT	top_dif_ring_osc RING_OSC1_TDC0_in
COUT	<Disconnected>

Properties/Modes	Values	Properties	Values
Sum LUT Mask	554A	Sum Equation	A \$ D
Carry LUT Mask	N/A	Carry Equation	N/A
Operation Mode	normal		
Latch Type	none		

Node: |top_dif_ring_osc| Go To

Signal name	Propagation Delay
COMBOUT	
DATAA	471/472 ps
DATAD	177/155 ps

For Help, press F1

REGIONS IMPORTATION in TOP DESIGN

Regions importation



TOP DESIGN

OSCILLATOR DESIGN


Partition Name	Compilation Hierarchy Path	Netlist Type	Filter Preservation Level	Color
Design Partitions				
<<new>>				
Top	DIF_top	Post-Synthesis	Not Applicable	Blue
Carte_DIF:inst13	Carte_DIF:inst13	Empty	Not Applicable	Olive
RING_OSC1_TDC0:T...	RING_OSC1_TDC0:TDC0...	Post-Fit (Import-based)	Placement and Routing	Green
RING_OSC1_TDC1:T...	RING_OSC1_TDC1:TDC1...	Post-Fit (Import-based)	Placement and Routing	Cyan
RING_OSC2_TDC0:T...	RING_OSC2_TDC0:TDC0...	Post-Fit (Import-based)	Placement and Routing	Light Blue
RING_OSC2_TDC1:T...	RING_OSC2_TDC1:TDC1...	Post-Fit (Import-based)	Placement and Routing	Pink
tdcTest:inst5	tdcTest:inst5			Red
tdcTop:TDC1	tdcTop:TDC1			White
phase_detector:phaseDetec...	tdcTop:TDC1 phase_detec...	Post-Fit (Strict)	Placement and Routing	Pink
trigger:L_trigger	tdcTop:TDC1 tdc_v2:inst9 tri...	Post-Fit (Strict)	Placement and Routing	Light Purple
tdcTop:iTDC0	tdcTop:iTDC0	Post-Fit (Strict)	Placement and Routing	Yellow
phase_detector:phaseDetec...	tdcTop:iTDC0 phase_detec...	Post-Fit (Strict)	Placement and Routing	Cyan
trigger:L_trigger_2	tdcTop:iTDC0 tdc_v2:inst9 tr...	Post-Fit (Strict)	Placement and Routing	Yellow

Routing preservation constraints

Clock reference as stop signal



CLOCK REFERENCE FASTER THAN SLOW OSCILLATOR



condition $T_{ref} \leq T_{slow}$




$$\left\{ \begin{array}{l} N_0 = N_1 \text{ (Always)} \\ T = T_0 \cdot (N_0 - N_1) + N_1 \cdot \Delta t \end{array} \right.$$

The depth measurement is given by T_{ref}

The measurement depends only of ΔT

$$T = N_1 \cdot \Delta t$$

T_{slow} calibration



- T_{slow} can be calibrated using an external and stable clock reference


$$N_{calib} \cdot T_{slow} + E = N_{ref} \cdot T_{ref}$$

$$T_{slow} = \frac{T_{ref} \cdot N_{ref}}{N_{calib}} - \left(\frac{E}{N_{calib}} \right)$$

$$Err_{max} = \frac{T_{slow}}{N_{calib}}$$

- Error on T_{slow} is minimized by N_{calib}

Calibration of T_{fast} or Δt




- If SLOW and FAST are free running they will periodically reach a minimum phase shift
- The number of clocks periods between this coincidences gives the period difference

Vernier definition gives

$$\Delta t = \frac{T_{slow}}{N_1}$$


We can also measure directly T_{fast} with the clock reference as for T_{slow}

Architectures avec compensation de temperature




Calibration results

Phase detector measurement



The consistency is checked by comparing the difference of slow and fast oscillator Frequencies (blue curve) with the measure obtained with the phase detector (red curve)


Dispersion between FPGAs



Ring oscillator frequency variations versus FPGA batch



Cumulated jitter vs Time



- The cumulated jitter does not depend on the frequency oscillator
- Cumulated jitter increases linearly with time.
- A periodic component could exist depending on setup configuration (i.e. in our case a 40 MHz oscillator entering in the FPGA)