Development of fast frontend electronics for single-photon timing in RICH counters

M. Hoek (hoek@uni-mainz.de)





Overview

- Fast Timing in DIRC detectors
- TRBv3 FPGA TDC Development
- Frontend Electronics Developments for PANDA Barrel DIRC
- Characterisation of Frontend Cards
 - Laser pulser
 - Test experiment with DIRC prototype
- Conclusions

Fast Timing in Cherenkov Detectors

Fast single photon detection aids in

- Pattern recognition
- Improving angular resolution







20000 $\sigma_t = 37 \text{ ps}$ Planacon MCP-PMT 10000 $\sigma_t = 37 \text{ ps}$ $\sigma_t = 37 \text{ ps}$ $\sigma_t = 37 \text{ ps}$

13.03.2014 | M. Hoek | WORKSHOP ON PICOSECOND PHOTON SENSORS



TRBv3 Platform



Developed at GSI (see <u>http://trb.gsi.de/</u>) Readout for PANDA Barrel DIRC prototypes

Synchronisation between 2 FPGAs



Peripheral FPGAs (Lattice ECP3-150EA)

- Each with 64 TDC channels + Synchronisation
- 10ps RMS time precision (<20ps RMS on all channels)
- Minimum pulse width <500ps
- 50 MHz max hit rate (burst, up to 63 events)
- 700 kHz max data readout trigger rate (empty frames)



TRBv3 TDC Implementation

TDC Architecture

- Tapped Delay Line for fine time interpolator
- Coarse & Epoch counters for long measurement range
- Stretcher for short pulses
- Decoder: thermocode → binary
- Ring buffer for the latest hit signals



03/10/2013 | Cahit Uğur - 264 Channel FPGA Based TDC Platform



TRBv3 TDC Implementation

Improvements to Conventional TDC





- Traditional TDCs require hits
 wider than a clock period
- The width of the hit can be stretched semiasynchronously
- The leading edge time information is still preserved

03/10/2013 | Cahit Uğur - 264 Channel FPGA Based TDC Platform



Precise TDCs in FPGAs



- TDC time precision down to 3.6 ps [RMS] (between two channels) using the wave union method [Jinyuan Wu] are possible
 - No cut on tails!
- Trade-off for number of channels, time precision and dead time can be adjusted to the needs of the application
 - 65 channels in an FPGA
 - <20 ps RMS time precision on each channel [RMS]

13.03.2014 | M. I



TRBv3 TDC Implementation

Non-Linearity Correction

- Non-linearities caused by nonuniform intrinsic delays
- UWBs increase non-linearities
- WUL averages the locations of the transition on the delay line, thus dividing the UWBs
- Max bin width: $45ps \rightarrow 35ps$
- Avg. bin width: ~20ps → ~10ps
- Calibration of the TDC further decreases the non-linearity
- Each bin width is calculated and a look-up table is generated
- $BW_n = P * H_n / H_T$





Analogue Signals (MCP-PMTs)



Walk correction needed for best timing resolution

Measure charge

PANDA environment demands fast readout

- Use Time-over-Threshold (ToT)
- Non-linear correlation!



Frontend Electronics Development

FEE Brief

- Form factor set by MCP-PMT (5cm height)
- 16 channels per card (one connector row on Planacon MCP-PMT)
- LVDS output to interface TRBv3
- Low power consumption



JGU

Compare different technologies

- ASIC: NINO chip (ALICE TOF)
- FPGA: PADIWA (GSI)

Frontend Electronics Development

- NINO Card
 - Adapt to single-ended signals
 - Pre-amplifier (1.8 GHz) to avoid low-charge behaviour of NINO chip



• PADIWA

- Input LVDS buffers in FPGAs (Lattice MachXO2) are used as discriminators
- Leading edge time and ToT are encoded in the output
- The thresholds are set by using the FPGA as DAC via PWM and low pass filter



FEE Characterisation - Fast Laser

- PiLas system with 633nm diode
- Use ND filters to attenuate laser light
- Avg photon yield ~0.3 (<4% multi photon events)
- Illuminate one pixel only (laser spot ~1mm)



signal charge spectrum





FEE Characterisation - NINO Cards

- Stable threshold achieved
- Observed plateau for thresholds
- Walk corrections effective



^{13.03.2014 |} M. Hoek | WORKSHOP ON PICOSECOND PHOTON SENSORS



FEE Characterisation – PADIWA

- Raw single photon timing resolution ~ • 90ps
- Walk correction implemented as 1st order • polynomial based on ToT
- Corrected timing resolution ~ 78ps ٠
- Rate capability tested up to 100kHz ۲
- Threshold setting very sensitive to noise •







Test Experiment at MAMI (Mainz)



Test Experiment – Cherenkov Patterns

- Up to 384 channels readout with TRBv3
- Different angles to check pattern shift
- Different configuration of NINO & PADIWA cards
- MCP-PMT gain ~1×10⁶





Problems with threshold setting for PADIWA cards No useful data from test experiment



Test Experiment – Timing Results





Optimisation of Timing

- Initially using walk parameters from laser characterisation
- Different parameters during test
 experiment
 - Optimise walk parameters using charge sharing
- Improving resolution to ~40ps
 - Works on different MCP-PMTs
- Little impact on system timing (~5ps)
 - Governed by path length variation







Conclusions

- Fast single photon timing (<100ps) in DIRC counters aids
 - Pattern recognition
 - Chromatic correction
- TRBv3 FPGA TDC provides
 - High-precision low cost TDC
 - Up to 256 channels with <10ps RMS
- Two types of Frontend Electronics developed
 - NINO ASIC
 - PADIWA based on FPGA
- Successful characterisation with laser & test experiment
 - Similar performance (<100ps SPE timing)
 - Electronics contribution to timing resolution ~40ps