

DMAPS Design in XFAB Technology

Tetsuichi Kishishita, Tomasz Hemperek, Hans, Krüger,
Leonard Germic (Univ. Bonn)

Sonia Fernandez-Perez, Malte Backhaus, Heinz Pernegger (CERN)

kisisita@physik.uni-bonn.de



- ✓ **SOI process and overview of XFAB technology**
- ✓ **Prototype-chip XTBO1 & readout design**
- ✓ **Measurement results**
 - **Leakage current**
 - **TID effects on transistor characteristics**
- ✓ **Layout improvement of the sensor**

Silicon on Insulator

SOI utilizes the “handle wafer” as a detector, with electronics implemented in the thin device layer on top of the “buried oxide” (BOX).

Lapis (OKI) 0.15 - 0.2 μm FD-SOI process

driven by KEK group




Performance is limited by:

- ✓ mutual coupling between the electronics and the sensor
- ✓ charge injection due to swing of CMOS signals
- ✓ radiation effects: charge accumulation in BOX shifts transistor characteristics

First approach toward truly monolithic device!

Technological overview

XFAB 180 nm HV SOI CMOS process




Feature size: 180 nm
Supply rail: 1.8 V
p-type bulk, 4 metal layers
Resistivity: $\sim 100 \Omega \text{ cm}$
High voltage: \sim several 100 V

Thickness:
gate oxide: 4.1 nm
BOX: 1 μm
Chip: 300 μm
Distance from Gate to BOX: 3 μm

- ✓ BOX isolates electronics part from the sensor part
- ✓ Depletion (full depletion possible in future) \rightarrow fast & high signals $d \sim \sqrt{\rho \cdot V}$
- ✓ Full CMOS electronics (CSA, shaper etc. if needed)
- ✓ Theoretically rad-hard (less SEU) + separated with HV-layers
 \rightarrow also less coupled with sensor

more details...

HV is applied on top (no implants on the backside).



sensor bias

charge collecting node

Expected diode parameters from vendor

Type A

handle wafer diode breakdown	110 V
handle wafer diode leakage	2 fA/um

Type B

handle wafer diode breakdown	160 V
handle wafer diode leakage	5 fA/um

Type C

handle wafer diode breakdown	220 V
handle wafer diode leakage	3 fA/um

Resistivity: $\sim 100 \Omega \text{ cm}$


→ Depletion thickness: $\sim 50 \mu\text{m}$

Layout should be optimized...

- ✓ Sensor part (breakdown, # of GR)
- ✓ Radiation effects from BOX
- ✓ Electronics part (area, power)

Practical layout


25 um pixel layout (cross-section)



Array example

HV (bias) ring between pixels and around the chip


TOP view



DTI

readout electronics (surrounding the collecting node)


P bias contact in every pixel through Metal 1




Readout electronics

1. "standard" 3 transistor (3T) R/O scheme

R. Turchetta et al. NIM A, 458 (2001) 677





2. Common-source architecture



- ✓ CS amp. + Source follower
- ✓ Rolling shutter readout

Readout electronics (cont.)

3. Folded-cascode + in pixel CDS




G. De Geronim et al. NIM A, 471 (2001) 192

- ✓ No fixed pattern noise in analog output
- ✓ No external amplifier needed
- ✓ Rolling shutter readout



Prototype-chip: XTBO1

- ✓ Area: $5 \times 2 \text{ mm}^2$
- ✓ Thickness: 300 um
- ✓ 4 matrixes with different pixel sizes: $100 \times 100 \text{ um}^2$, $50 \times 50 \text{ um}^2$ (x2), $25 \times 25 \text{ um}^2$
- ✓ 3 types of readout
- ✓ Radiation test structure: normal + enclosed gate FETs

Enclosed gate FET




Submitted in Feb. 2013





Measurement setup

- ✓ Multi I/O board
- ✓ General Purpose Adapter Card (GPAC)
- ✓ Chip on the DUT (Device Under Test) board
- ✓ Python-based software framework (Basil)




Signals from 3T readout



Spectrum was obtained only from 3T readout because of high leakage current. 🤖




Leakage current

HV ring @ 20 degrees, Relative humidity < 8%



HV

HV (bias) ring between pixels and around the chip




from S. Fernandez-Perez

$\sim 10^3$ times larger than expected (@ room T).


Temp. dependence

Matrix: 50 um x 50 um

linear scale. Relative Humidity < 8 %



logarithmic scale




$$I_{leak} \propto e^{-\frac{E_g}{kT}}$$

Eg: activation energy

- ✓ Expected behavior with temperature.
- ✓ Matrix stands up to 200 V.
- ✓ Still 100 times larger...

Leakage current after irradiation

1 week irradiation with ^{90}Sr source



Charge accumulation in BOX affects the leakage current / breakdown voltage.

1 μm \updownarrow +++ BOX (SiO_2)



Thermally grown oxides typically have from mid- 10^{10} to $1-2 \times 10^{11}$ positive charges per cm^2 , localized within about 35 \AA of the Si/SiO₂ interface.

Radiation can induce 1×10^{12} to 1×10^{13} positive charges per cm^2 . (increased by 100 after irradiation)



Trap-assisted band-to-band tunneling?

In case of strong electric field inside the structure we also get impact ionization mechanism...

Trap-assisted band-to-band tunneling



Oxide charges in BOX



Epi bias mitigates the breakdown voltage.


Solutions to large I_{leak}

- ✓ P-stop – light p+ implant below oxide
- ✓ AC coupling to the readout

Total ionizing dose (TID) effects


X-ray irradiation at CERN

1) Positive charges in the gate oxide



3) STI effect
(Shallow Trench Isolation)


Top view of MOSFET



2) Interface traps ($\text{SiO}_2\text{-Si}$)

Either the STI oxide and STI interface traps influence the field of the gate, and therefore the electrical parameters.

Transistor threshold variation



Pre-rad

The threshold voltage increases with irradiation due to 2 effects:


Either the gate/STI oxide trapped charges and/or the gate/STI interface traps

$\Delta V_{th} \sim 120 \text{ mV @ } 700 \text{ Mrad}$ for PMOS, $\Delta V_{th} \sim 80 \text{ mV @ } 700 \text{ Mrad}$ for NMOS

(supply rail of 1.8 V)

→ in the order of process variation

Transconductance variation




transconductance variation @ 700Mrad: 10-20% decrease for PMOS, 5% decrease for NMOS


- ✓ Consistent with non SOI thin gate oxide technologies.
- ✓ No BOX effects are observed.

Layout modification

- ✓ HV (bias) from outside of matrix
- ✓ Increase # of GR rings to mitigate break down
- ✓ Increase # of DTI
- ✓ P-stop – light p+ implant bellow BOX
- ✓ Simple diodes only (no complex readout)



O. Koybasi et al. IEEE TNS, 57 (2010) 2978



Submitted in June 2014

- ✓ **The prototype-chip stands up to 200 V.**
- ✓ **Output from the 3T matrix works.**
- ✓ **Large leakage current might come from the charge accumulation in BOX and trap-assisted tunneling.**
- ✓ **Threshold voltage shifts of transistors are in the order of process variation up to 700Mrad.**
- ✓ **No effect of the BOX. All results are consistent with non SOI thin gate oxide technologies (e.g., FEI-4/IBM 130nm).**
- ✓ **We modified the diode layout and submitted in July 2014.**

Thank you very much.