# CLICPix/CCPD/Mu3e (HVCMOS)

**Ivan Peric** 

- 2005: Project proposal submitted to BW-Stiftung: "Monolithic Detector in High Voltage Technology"
- Project approved and funded with 40k€
- Two patent applications: "Monolithic detector in high voltage technology" and "Hybrid pixel detector for high energy radiation made with two capacitive coupled chips"
- First presentation of results: Vertex 2006
- First publication: I. Peric; "A novel monolithic pixelated particle detector implemented in highvoltage CMOS technology," Nucl. Inst. Meth. A 582, pp. 876-885 (2007)
- Since then 23 submitted chips
- AMS H35: 8 chips, AMS H18: 11 chips, UMC 180nm 2 chips, UMC 65nm 2 chips (OKI SOI 2 chips)
- Total cost of the chips ~ 209 k€
- >10 Publications
- ~56 Authorships
- Institutes using the chips: Bonn, CPPM, CERN, Geneva, Göttingen, Glasgow, Heidelberg, Mainz, PSI, Belgrade (planned), LBNL (Planned), RAL, Santa Cruz (planned)
- Experiments: Mu3e (basic technology), ATLAS (option), CLIC (option), Panda Luminosity Monitor

## HV CMOS detectors (and 2 SOI)



- 2005: State of the art CMOS sensors are based on diffusion (MAPS)
- Motivation: Develop a CMOS sensor structure that is:
- Compatible with the standard CMOS (cheap and fast prototyping/large scale production)
- Based on fast and efficient charge signal collection by drift (HV needed to deplete sensor)
- Radiation tolerant
- With high time resolution
- Suitable for particle physics at LHC

- HVCMOS detector structure
- PMOS and NMOS transistors are placed inside their shallow wells (fully CMOS possible!!!)



• A deep n-well surrounds the electronics of every pixel



• The deep n-wells isolate the pixel electronics from the p-type substrate



- The substrate can be biased low without damaging the transistors
- In this way the depletion zones in the volume around the n-wells are formed
- => Potential minima for electrons



• Charge collection occurs by drift. (main part of the signal)



- Charge collection occurs by drift. (main part of the signal)
- Additional charge collection by diffusion



- The deep n-wells are biased using high ohmic devices
- Charge collection leads to a voltage signal that can be amplified
- The use of charge sensitive amplifiers improves signal to noise ratio



 HVCMOS sensors can be implemented in any CMOS technology that has a deep-n-well surrounding low voltage p-wells



# CMOS pixel flavors

CMOS pixel flavors (five years ago)



#### **HVCMOS**



#### TWELL MAPS



# Radiation tolerance







# Radiation tolerance



MAPS (as comparison)

# CMOS pixel flavors

• CMOS pixel flavors (now)



HRCMOS

![](_page_15_Figure_4.jpeg)

#### **HVCMOS**

# CCPD

![](_page_16_Figure_1.jpeg)

# HV CMOS detectors (and 2 SOI)

![](_page_17_Figure_1.jpeg)

# Ideal Detector for LHC

# Fully depleted sensor

- State of the art: Fully depleted hybrid pixel detectors (or strip detectors) based on a passive sensor on high quality substrate
- Fully depleted detectors work good but have some drawbacks
- Drawbacks high price, scientific: small pixels not possible, thickness
- If we propose a new technology, it must be better for science

![](_page_19_Figure_5.jpeg)

- HVCMOS for LHC: possibly smaller pixels and thinner
- Ideal pixel size ~ 25µm
- Ideal thickness = ?

![](_page_20_Figure_4.jpeg)

# HR/HVCMOS sensor

- Ideal thickness = ?
- If depleted layer thickness > pixel size reduces spatial resolution, adds redundant information
- Ideal thickness ~ 25-50µm

![](_page_21_Figure_4.jpeg)

- Ideal thickness ~ 25-50µm
- Drawback: reduced signal

![](_page_22_Figure_3.jpeg)

• Idea: compensate smaller signal with smaller detector capacitance

![](_page_23_Figure_2.jpeg)

- Ideal thickness ~ 25-50µm
- Reduced signal

![](_page_24_Figure_3.jpeg)

Optimal substrate resistivity

- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High drift speed -> small probability for charge trapping

![](_page_26_Figure_3.jpeg)

- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High E-field -> high drift speed -> small probability for charge trapping

![](_page_27_Figure_3.jpeg)

- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High E-field -> high drift speed -> small probability for charge trapping
- Let us assume Emax ~ 10 V/µm (Conservative assumption but it compensates for actual cylindrical geometry)

![](_page_28_Figure_4.jpeg)

- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High E-field -> high drift speed -> small probability for charge trapping
- Let us assume Emax ~ 10 V/µm
- Optimal substrate resistivity ~ 55 Ωcm

![](_page_29_Figure_5.jpeg)

$$N_a = 2.4 \cdot 10^{14} \, cm^{-3} \Longrightarrow R = 55 \Omega cm$$

- Edge effects or cylindrical/radial geometry can reduce the maximal voltage
- Problem: biasing of guard rings

![](_page_30_Figure_3.jpeg)

- Edge effects or cylindrical/radial geometry can reduce the maximal voltage
- Problem: biasing of guard rings can be left floating to relax field TCAD simulations should be done

![](_page_31_Figure_3.jpeg)

- HRCMOS structure: voltage difference at the surface
- HVCMOS structure: voltage difference in vertical direction, less at the surface

![](_page_32_Figure_3.jpeg)

# **ATLAS Pixels**

# **HVCMOS** for ATLAS Pixels

- CCPD
- Digital outputs of three pixels are multiplexed to one pixel readout cell
- HVCMOS pixel contains an amplifier and a comparator

![](_page_35_Figure_4.jpeg)

![](_page_35_Figure_5.jpeg)

# CCPD detector (HV2FEI4)

• The digital outputs of three pixels are multiplexed to one pixel readout cell

![](_page_36_Figure_2.jpeg)

# CCPD – Prototypes in H18

November 2011: CCPDv1 November 2012: CCPDv2 November 2013: CCPv3/CLICPIX June 2014: CCPv4

![](_page_37_Figure_2.jpeg)

 CCPDv1: SNR after neutron irradiation at Jozef Stefan Institute 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup> ~20 (5C, -55V bias) (Signal ~ 1180e) (measured 2014) (Unirradiated chip @ -50V bias: 1600e)
CCPDv2: works after 862 Mrad (x-ray irradiation CERN) (noise at room temperature 150e)
CCPDv1: sub pixel encoding works measured for one pixel – still needs optimization

![](_page_38_Figure_2.jpeg)

CCPDv2 and v1: test beam measurements in 2013(DESY) and 2014 (PS): efficiency 97% Sub pixel coding not used Timing still not as needed

![](_page_39_Figure_2.jpeg)

Edge TCT measurements (University of Geneve)

![](_page_40_Figure_2.jpeg)

volt-BlineMean:time {z==4.96 && x==6.7}

Depleted layer thickness around 15  $\mu$ m Bias voltage magnitude increased to the left in these graphs The quick charge zone increased with bias magnitude

#### Not irradiated

![](_page_41_Figure_3.jpeg)

#### Irradiated 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup>

#### at Jozef Stefan Institute

![](_page_41_Figure_6.jpeg)

Depleted layer thickness is around 15  $\mu m$ 

Signal collected within first 3ns

![](_page_42_Figure_3.jpeg)

Not irradiated

![](_page_42_Figure_5.jpeg)

Irradiated 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup> at Jozef Stefan Institute

When the HV2FEI4v3 sensor was irradiated its slow signal was reduced by an order of magnitude.

A possible explanation could be trapping of charge carriers

The fast signal, however, did not loose significant height in the conditions considered

Not irradiated

![](_page_43_Figure_5.jpeg)

Irradiated  $10^{15} n_{eq}/cm^2$ 

at Jozef Stefan Institute

![](_page_43_Figure_8.jpeg)

Signal collected within first 3ns

The fast signal, however, did not loose significant height in the conditions considered

![](_page_44_Figure_2.jpeg)

- Average pixel noise ~ 75e (large spread)
- Threshold tuning: dispersion ~ 25e
- Measured MIP signal at 60V: 1600e/1180e
- Required:
- 6 x SD(Noise) + 6 x SD(Threshold) = Smallest signal
- 600e = Smallest signal?
- Question: Smallest signal for MPW = 1100e (probably ~ 1180/2 = 600 e)
- We are almost there

![](_page_45_Figure_9.jpeg)

# CLIC

# **Development for CLIC**

- CLIC requirements little material, high spatial and time resolution
- Option: capacitively coupled pixel detector
- Test detector has been produced (CCPDv3) that can be readout with CLICPIX chip
- Pixel size: 25 μm x 25 μm
- Every HVCMOS pixel has its own readout cell

![](_page_47_Picture_6.jpeg)

![](_page_47_Figure_7.jpeg)

![](_page_47_Figure_8.jpeg)

# CCPDv3

- CLIC pixels excellent SNR
- Noise for small pixels (25 μm x 25 μm) with analog readout 30e

![](_page_48_Figure_3.jpeg)

# **ATLAS Strips**

# HVCMOS for ATLAS strip layers

One of possible concepts: Strips are segmented into (long) pixels. Every pixel has its own readout cell, placed on the chip periphery

The periphery generates pixel addresses with a constant delay respecting the hit

Redundant address lines used to cope with simultaneous hits

Strip readout chip (like ABCN) replaced by a purely digital chip (based on existing digital parts)

![](_page_50_Figure_5.jpeg)

# HVStrip test chip in AMS H35

![](_page_51_Figure_1.jpeg)

![](_page_51_Figure_2.jpeg)

# Chip-Top

![](_page_52_Figure_1.jpeg)

# Mu3e

#### Mu3e Detector

- Search for particle event µ+ -> e+e-e+
- High muon decay rate 10<sup>9</sup>/s
- Low momentum resolution 0.5 MeV/c
- Vertex resolution 100 μm
- Time resolution 100 ns (pixels) (1 ns scintillator fiber)
- Four pixel layers 80x80μm<sup>2</sup> pixel size, 275 MP
- Pixel detector thickness: ~50 μm
- Cooling with helium
- Pixel detector area: 1.9 m<sup>2</sup>
- Heidelberg, PSI, Zürich, Genf

![](_page_54_Figure_11.jpeg)

## Mu3e Detector

![](_page_55_Figure_1.jpeg)

# Structure of the detector

Concept: Every pixel has its own readout cell, placed on the chip periphery

![](_page_56_Figure_2.jpeg)

(with comparator and threshold-tune DAC)

# MuPixel

![](_page_57_Figure_1.jpeg)

#### MuPixel test beam

- Test-beam measurement February 2014 DESY
- Result analysis: Moritz Kiehn, Niklaus Berger, PI Heidelberg
- 99% efficiency measured

![](_page_58_Picture_4.jpeg)

![](_page_58_Figure_5.jpeg)

#### MuPixel test beam

- Test-beam measurement October 2013 DESY
- Time resolution: 18ns (sigma) (not corrected for the pixel to pixel delay dispersion and charge sharing)

![](_page_59_Figure_3.jpeg)

# Thin detectors

• Chips have been thinned to < 100 µm and successfully tested

![](_page_60_Figure_2.jpeg)

# New prototypes

- April 2014 a chip version (MuPix6) with improved threshold-tuning circuitry and two stage amplification produced
- August 2014 new chip version (MuPix7) with high speed serial transmission (up to1.6GBit/s) submitted
- The chips have been ordered thinned to < 50 μm

![](_page_61_Figure_4.jpeg)

![](_page_61_Figure_5.jpeg)

# Summary

- HVCMOS sensors are options for ATLAS pixels, ATLAS strip-layers, CLIC and Mu3e experiments
- Mu3e:
- Several test chips have been successfully tested
- Trigerless readout, time resolution <100ns
- Efficiency of ~99% have been measured in test beam
- Chips have been thinned to <100µm and they work
- ATLAS:
- We are developing prototypes that can be readout using FEI4
- Capacitively coupled pixel sensors in AMS technology segmented pixels
- We measure good SNR (~20) after  $10^{15} n_{eq}/cm^{2}$ , detectors work after 800MRad
- Test-beam results are still preliminary, efficiency ~97%
- We are planning to improve the SNR by reducing the noise and/or implementing of sensors on 100  $\Omega$ cm substrates
- CLIC:
- HVCMOS CCPD with 25µm x 25µm pixels capacitively readout with CLICPIX has been successfully tested
- High SNR measured, first test beam measurement done in August
- ATLAS strip layers
- HVCMOS sensor are an option for ATLAS strip layers
- HVCMOS sensor prototype (segmented strips) has been produced in AMS H35 technology
- Hit information transmitted digitally via several address links to the digital readout chip (based on the digital part of ABCN chip) constant delay multiplexing