


CLICPix/CCPD/Mu3e  
(HVCMOS)

Ivan Peric

# HV CMOS detectors

- 2005: Project proposal submitted to BW-Stiftung: “Monolithic Detector in High Voltage Technology”
- Project approved and funded with 40k€
- Two patent applications: “*Monolithic detector in high voltage technology*” and “*Hybrid pixel detector for high energy radiation made with two capacitive coupled chips*”
- First presentation of results: *Vertex 2006*
- First publication: I. Peric; “*A novel monolithic pixelated particle detector implemented in high-voltage CMOS technology,*” *Nucl. Inst. Meth. A 582, pp. 876-885 (2007)*
- Since then 23 submitted chips
- AMS H35: 8 chips, AMS H18: 11 chips, UMC 180nm 2 chips, UMC 65nm 2 chips (OKI SOI 2 chips)
- Total cost of the chips ~ 209 k€
- >10 Publications
- ~56 Authorships
- Institutes using the chips: Bonn, CPPM, CERN, Geneva, Göttingen, Glasgow, Heidelberg, Mainz, PSI, Belgrade (planned), LBNL (Planned), RAL, Santa Cruz (planned)
- Experiments: Mu3e (basic technology), ATLAS (option), CLIC (option), Panda Luminosity Monitor



# HV CMOS detectors (and 2 SOI)





HVPixel1 (H35)




HVPixel2 (CCPD)  
CCPD matrix (readout)




R&D developments  
Smart and simple pixels  
H35 Technology




R&D developments  
H18 and 65nm technology



SDS (65nm)




OKI SOI




MuPix1/2 (H18)


MU3e Development



MuPix3-6 (H18)




Thinned chips



CCPD1-4 (H18)


ATLAS Pixel Development  
CCPD (H18)

Irradiated chip




CLICPIXS (H18)

CLIC Development (H18)




OKI (300nm SOI)





H35CCPD (H35)

ATLAS Pixel Development (H35)



HVStrip (H35)

ATLAS Strip Development (H35)




# HV CMOS detectors

- 2005: State of the art CMOS sensors are based on diffusion (MAPS)
- Motivation: Develop a CMOS sensor structure that is:
- Compatible with the standard CMOS (cheap and fast prototyping/large scale production)
- Based on fast and efficient charge signal collection by drift (HV needed to deplete sensor)
- Radiation tolerant
- With high time resolution
- Suitable for particle physics at LHC


# HV CMOS detectors

- HVCMOS detector structure
- PMOS and NMOS transistors are placed inside their shallow wells (fully CMOS possible!!!)




# HV CMOS detectors

- A deep n-well surrounds the electronics of every pixel




# HV CMOS detectors

- The deep n-wells isolate the pixel electronics from the p-type substrate



# HV CMOS detectors


- The substrate can be biased low without damaging the transistors
- In this way the depletion zones in the volume around the n-wells are formed
- => Potential minima for electrons






# HV CMOS detectors

- Charge collection occurs by drift. (main part of the signal)




# HV CMOS detectors

- Charge collection occurs by drift. (main part of the signal)
- *Additional charge collection by diffusion*




# HV CMOS detectors

- The deep n-wells are biased using high ohmic devices
- Charge collection leads to a voltage signal that can be amplified
- The use of charge sensitive amplifiers improves signal to noise ratio



# HV CMOS detectors


- HVCMOS sensors can be implemented in *any CMOS technology* that has a deep-n-well surrounding low voltage p-wells




# CMOS pixel flavors

- CMOS pixel flavors (five years ago)


## Standard MAPS




## INMAPS



## HVCMOS





## TWELL MAPS





Energy (e-)

# Radiation tolerance



MAPS (as comparison)


# Radiation tolerance




MAPS (as comparison)

# CMOS pixel flavors

- CMOS pixel flavors (now)




## HVCMOS






# CCPD




# HV CMOS detectors (and 2 SOI)

-HVC MOS proof of principle  
-First SNR measurements  
-Smart pixels (ZS)


HVPixel1 (H35)



-CCPD demonstration  
-Smart pixels with analog trigger delay



-Edgeless CCPD demonstration  
-Smart pixels with analog trigger delay






Rolling shutter HVC MOS with 4T pixels

Rolling shutter HVC MOS with in-pixel CDS

Rolling shutter with 2.5µm pixels

SDS (65nm)

High dynamic range sensor for FEL



HVStrip (H35)

MuPix1/2 (H18)

MU3e detector concept demonstration

MU3e prototypes with ZS and digital time measurement

CCPD1-4 (H18)

CCPD readout by FEI4

CCPD readout by CLICPIX 25x25µm pixels

H35CCPD (H35)

CCPD in H35

Strip readout with modified ABCN chip


99% efficiency

Thinned chips

Irradiated chip

eff. ~97%


80V



# Ideal Detector for LHC


# Fully depleted sensor

- State of the art: Fully depleted hybrid pixel detectors (or strip detectors) based on a passive sensor on high quality substrate
- Fully depleted detectors work good but have some drawbacks
- Drawbacks – high price, scientific: small pixels not possible, thickness
- If we propose a new technology, it must be better for science




# HVCMOS sensor

- HVCMOS for LHC: possibly smaller pixels and thinner
- Ideal pixel size  $\sim 25\mu\text{m}$
- Ideal thickness = ?




# HR/HVCMOS sensor

- Ideal thickness = ?
- If depleted layer thickness > pixel size reduces spatial resolution, adds redundant information
- Ideal thickness ~ 25-50 $\mu\text{m}$





# HVCMOS sensor

- Ideal thickness ~ 25-50 $\mu\text{m}$
- Drawback: reduced signal



# Detector capacitance


- Idea: compensate smaller signal with smaller detector capacitance





# HVCMOS sensor


- Ideal thickness ~ 25-50 $\mu\text{m}$
- Reduced signal



# Optimal substrate resistivity


# HVCMOS sensor

- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High drift speed -> small probability for charge trapping



# HVCMOS sensor


- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High E-field -> high drift speed -> small probability for charge trapping



$$\operatorname{div}E = \rho / \epsilon \quad \frac{dE}{dx} = eN_a / \epsilon \quad E = \frac{eN_a}{\epsilon} x$$

# HVCMOS sensor

- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High E-field -> high drift speed -> small probability for charge trapping
- Let us assume  $E_{max} \sim 10 \text{ V}/\mu\text{m}$  (Conservative assumption but it compensates for actual cylindrical geometry)




$$E = \frac{eN_a}{\epsilon} x \quad E_{max} = \frac{eN_a}{\epsilon} t \quad N_a = \frac{E_{max} \epsilon}{et} \quad E_{max} \approx 10V / \mu m$$

$$N_a = \frac{10V}{1\mu m} \frac{11 \cdot 8.854 \cdot 10^{-12} \text{ F/m}}{1.602 \cdot 10^{-19} \text{ C} \cdot 25\mu m} = 24 \cdot 10^{19} \text{ m}^{-3} = 2.4 \cdot 10^{14} \text{ cm}^{-3}$$

# HVCMOS sensor

- In order to achieve a high radiation tolerance, we would prefer highest possible electric field
- High E-field -> high drift speed -> small probability for charge trapping
- Let us assume  $E_{max} \sim 10 \text{ V}/\mu\text{m}$
- Optimal substrate resistivity  $\sim 55 \text{ }\Omega\text{cm}$




$$V_{bias} = 125V$$

$$N_a = 2.4 \cdot 10^{14} \text{ cm}^{-3} \Rightarrow R = 55 \Omega\text{cm}$$


# HVCMOS sensor

- Edge effects or cylindrical/radial geometry can reduce the maximal voltage
- Problem: biasing of guard rings



# HVCMOS sensor


- Edge effects or cylindrical/radial geometry can reduce the maximal voltage
- Problem: biasing of guard rings – can be left floating to relax field – TCAD simulations should be done





# HRCMOS sensor

- HRCMOS structure: voltage difference at the surface
- HVCMOS structure: voltage difference in vertical direction, less at the surface




# Results

# ATLAS Pixels

# HVCMOS for ATLAS Pixels



- CCPD
- Digital outputs of three pixels are multiplexed to one pixel readout cell
- HVCMOS pixel contains an amplifier and a comparator

Size: 50  $\mu\text{m}$  x 250  $\mu\text{m}$






# CCPD detector (HV2FEI4)

- The digital outputs of three pixels are multiplexed to one pixel readout cell



CCPD Pixels

2	2
3	3
1	1




# CCPD – Prototypes in H18

November 2011: CCPDv1

November 2012: CCPDv2

November 2013: CCPv3/CLICPIX


June 2014: CCPv4




CCPDv1



CCPDv2






CCPDv3



CCPDv4

# Results

- 1) CCPDv1: SNR after neutron irradiation at Jozef Stefan Institute  $10^{15} \text{ n}_{\text{eq}}/\text{cm}^2 \sim 20$  (5C, -55V bias)  
(Signal  $\sim 1180\text{e}$ ) (measured 2014) (Unirradiated chip @ -50V bias: 1600e)
- 2) CCPDv2: works after 862 Mrad (x-ray irradiation CERN) (noise at room temperature 150e)
- 3) CCPDv1: sub pixel encoding works measured for one pixel – still needs optimization



2)

3)

# Results


CCPDv2 and v1: test beam measurements in 2013(DESY) and 2014 (PS): efficiency 97%

Sub pixel coding not used

Timing still not as needed


PS Testbeam

DUT Plane0 Efficiency Map



Column 10


DESY Testbeam





# Results

Edge TCT measurements (University of Geneva)



# Results


Depleted layer thickness around  $15\ \mu\text{m}$

Bias voltage magnitude increased to the left in these graphs


The quick charge zone increased with bias magnitude

Not irradiated

Signal collected within first 3ns




Irradiated  $10^{15}\ \text{n}_{\text{eq}}/\text{cm}^2$   
at Jozef Stefan Institute




# Results

Depleted layer thickness is around 15  $\mu\text{m}$

Signal collected within first 3ns



Not irradiated



Irradiated  $10^{15} n_{\text{eq}}/\text{cm}^2$   
at Jozef Stefan Institute


# Results

When the HV2FEI4v3 sensor was irradiated its slow signal was reduced by an order of magnitude.

A possible explanation could be trapping of charge carriers


The fast signal, however, did not lose significant height in the conditions considered

Not irradiated



Irradiated  $10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$

at Jozef Stefan Institute




Signal collected within first 3ns


# Results

The fast signal, however, did not lose significant height in the conditions considered

volt-BlimeMean:time-16.3 {x==6.71 && z==4.97}




volt-BlimeMean:time {x==6.98 && z ==4.56}



# HVCMOS detectors



- Average pixel noise  $\sim 75e$  (large spread)
- Threshold tuning: dispersion  $\sim 25e$
- Measured MIP signal at 60V: 1600e/1180e
- Required:
- $6 \times \text{SD}(\text{Noise}) + 6 \times \text{SD}(\text{Threshold}) = \text{Smallest signal}$
- $600e = \text{Smallest signal?}$
- Question: Smallest signal for MPW = 1100e (probably  $\sim 1180/2 = 600 e$ )
- We are almost there



CLIC


# Development for CLIC

- CLIC requirements – little material, high spatial and time resolution
- Option: capacitively coupled pixel detector
- Test detector has been produced (CCPDv3) that can be readout with CLICPIX chip
- Pixel size:  $25\ \mu\text{m} \times 25\ \mu\text{m}$
- Every HVCMOS pixel has its own readout cell





- CLIC pixels – excellent SNR
- Noise for small pixels (25  $\mu\text{m}$  x 25  $\mu\text{m}$ ) with analog readout 30e



# ATLAS Strips


# HVCMOS for ATLAS strip layers

One of possible concepts: Strips are segmented into (long) pixels. Every pixel has its own readout cell, placed on the chip periphery



The periphery generates pixel addresses with a constant delay respecting the hit

Redundant address lines used to cope with simultaneous hits


Strip readout chip (like ABCN) replaced by a purely digital chip (based on existing digital parts)



# HVStrip test chip in AMS H35





# Chip-Top






Mu3e

# Mu3e Detector

- Search for particle event  $\mu^+ \rightarrow e^+e^-e^+$
- High muon decay rate  $10^9/s$
- Low momentum resolution  $0.5 \text{ MeV}/c$
- Vertex resolution  $100 \mu\text{m}$
- Time resolution  $100 \text{ ns}$  (pixels) ( $1 \text{ ns}$  scintillator fiber)
- Four pixel layers  $80 \times 80 \mu\text{m}^2$  pixel size, 275 MP
- Pixel detector thickness:  $\sim 50 \mu\text{m}$
- Cooling with helium
- Pixel detector area:  $1.9 \text{ m}^2$
- Heidelberg, PSI, Zürich, Genf




# Mu3e Detector









# Structure of the detector

Concept: Every pixel has its own readout cell, placed on the chip periphery






# MuPixel



Readout cell


# MuPixel test beam

- Test-beam measurement February 2014 DESY
- Result analysis: Moritz Kiehn, Niklaus Berger, PI Heidelberg
- 99% efficiency measured





# MuPixel test beam

- Test-beam measurement October 2013 DESY
- Time resolution: 18ns (sigma) (not corrected for the pixel to pixel delay dispersion and charge sharing)





# Thin detectors

- Chips have been thinned to  $< 100 \mu\text{m}$  and successfully tested



# New prototypes

- April 2014 a chip version (MuPix6) with improved threshold-tuning circuitry and two stage amplification produced
- August 2014 new chip version (MuPix7) with high speed serial transmission (up to 1.6Gbit/s) submitted
- The chips have been ordered thinned to  $< 50 \mu\text{m}$



# Summary

- HVCMOS sensors are options for ATLAS pixels, ATLAS strip-layers, CLIC and Mu3e experiments
- **Mu3e:**
- Several test chips have been successfully tested
- Triggerless readout, time resolution <100ns
- Efficiency of ~99% have been measured in test beam
- Chips have been thinned to <100µm and they work
- **ATLAS:**
- We are developing prototypes that can be readout using FEI4
- Capacitively coupled pixel sensors in AMS technology – segmented pixels
- We measure good SNR (~20) after  $10^{15} n_{eq}/cm^2$ , detectors work after 800MRad
- Test-beam results are still preliminary, efficiency ~97%
- We are planning to improve the SNR by reducing the noise and/or implementing of sensors on 100 Ωcm substrates
- **CLIC:**
- HVCMOS CCPD with 25µm x 25µm pixels capacitively readout with CLICPIX has been successfully tested
- High SNR measured, first test beam measurement done in August
- **ATLAS strip layers**
- HVCMOS sensor are an option for ATLAS strip layers
- HVCMOS sensor prototype (segmented strips) has been produced in AMS H35 technology
- Hit information transmitted digitally via several address links to the digital readout chip (based on the digital part of ABCN chip) constant delay multiplexing