The Timepix3 readout chip for hybrid pixel detectors: update on tests and measurements

Massimiliano De Gaspari
CERN, European Organization for Nuclear Research
Geneva, Switzerland

Presented at the CLIC Detector and Physics Collaboration Meeting, June 11th 2014

Outline

- Introduction to Timepix3
- Measurements with sensor
- Summary

Timepix → Timepix3

	Timepix	Timepix3
Year	2006	2013
# pixels	256 x 256	
Pixel size	55 x 55 μm	
Technology	CMOS 250nm	CMOS 130nm
Measurement modes	- Time-Over-Threshold (TOT) - Time Of Arrival (TOA) - Event counting (PC)	- Simultaneous 10bit TOT and 18bitTOA - 18bit TOA only - 10bit PC and 14bit integral TOT (itot)
Readout type	Sequential (frame-based)	- Frame-based - Data Driven (zero suppressed)
Dead time	>300μs full frame readout	> 375ns packet transfer, maximum hit rate 40Mhits/s/cm^2
Time resolution	10ns	1.56ns
TOT monotonicity (h^+)	No	Yes
Power pulsing	No	Yes
Minimum threshold	~750e^-	>500e^-

Timepix3 is a joint design effort by **CERN**, **NIKHEF** and the **University of Bonn**

Main applications are:
- Fast readout of solid-state pixelated sensors
- Power pulsing tests for the Linear Collider
- Readout of gaseous detectors (TPC)
- Vertex Locator for LHCb (future VELOpix)
- Dosimetry

Timepix3



128 double columns:
2x256 pixels (64 SuperPixels) each

SuperPixel: 2 x 4 pixels

1 per SuperPixel:
VCO@640MHz
for the fast TOA

Analog Front-End 13 x 55 µm^2

Input pad on top of the digital area

Pixel/SuperPixel diagram

T. Poikela



Pixel/SuperPixel diagram

T. Poikela



Pixel/SuperPixel diagram

T. Poikela



Front-end specifications

Parameter	Value	Notes
Area	55μmx13.5μm	
Signal polarity	Positive and negative	
Detector capacitance	~50fF	25fF to 100fF
Leakage current	-5nA to +20nA	
Amplitude linearity	Not required	Time measurement
TOT monotonicity	Yes, up to 300kh^{+}	
ToA jitter and mismatch	Compatible with 1.56ns resolution	Gas detector applications
Time-to-peak	Target 25ns	In view of VELOpix
Noise + threshold mismatch	~90e^{-}	for a minimum threshold ~500e^{-}
Equalization DACs	4bit	Compensate pixel-to-pixel threshold mismatch
Power consumption	12μW/pixel	

Outline

- Introduction to Timepix3
- Measurements with:
  300μm Silicon P-on-N sensor
  SPIDR readout system (thanks NIKHEF)
- Summary



Timewalk and TOT linearity



Measurements using test pulses, averaged over 64 acquisitions

Fluorescence measurements (65k pixels)

E. Fröjdh



Noise hits start at 2keV=550e$^-$

FWHM ➔ energy resolution σ=124e$^-$ (Cu)
Equalization using noise floor
Charge measured over full matrix

Gain calibration using fluorescence (65k pixels)



40.5eV/LSB = 11.2e^-/LSB = 44.6mV/ke^-

Noise before/after bonding

Same chip measured at wafer level and after sensor bonding:



Noise distribution





Average noise over the full matrix increases by 10e^- only. Its distribution widens a little bit.

TOT (energy) measurements: ^{241}Am





TOT measurements show some pixel-to-pixel mismatch

After TOT calibration

TOT gain distribution



TOT gain map



Spectrum of ^{241}Am after TOT calibration



Count rate

Measurement done with a Cu X-ray tube
Count rate modulated by adjusting the global threshold

X. Llopart



TOA & TOT mode limited by output block bandwidth (set at 8x160Mbps for this measurement)
Maximum count rate possible is **85.33 Mhit/s** @ 8x640Mbps links (43MHits/s/cm^2)

MIP (cosmic)


ToT
75
70
65
60
55
50
45
40
35
30 32 34 36 38 40 42 44 46 48 50
0 2 4 6 8 10 12 14 16


Time (ns)
75
70
65
60
55
50
45
40
35
30 32 34 36 38 40 42 44 46 48 50
0 5 10 15 20 25 30 35 40

Alpha particle





Outline

- Introduction to Timepix3
- Measurements with sensor
- Summary

Summary

- Timepix3 designed and fabricated in 2013
- Tests on bare chips and on wafers give good results
- First measurements with 300μm Silicon sensors look promising

	Bare chip	With 300μm Silicon sensor
Noise	51.4±2.7 e^- rms	61.2±3.4 e^- rms
Threshold mismatch (equalized)	35e^-	35e^-
Minimum threshold	500e^-	550e^-
TOT mismatch	6.5% rms	
Timewalk (1ke^- above threshold)	10ns	
TOA < 25ns	Charge > 0.8ke^-	
TOA jitter < 0.5ns	Charge > 5.5ke^-	
Energy resolution		124e^- (Cu) with equalization on noise floor
Maximum count rate		85 Mhit/s (43MHits/s/cm^2)

Thanks for your time and attention!

- Timepix3 designed and fabricated in 2013
- Tests on bare chips and on wafers give good results
- First measurements with 300μm Silicon sensors look promising

	Bare chip	With 300μm Silicon sensor
Noise	51.4±2.7 e^- rms	61.2±3.4 e^- rms
Threshold mismatch (equalized)	35e^-	35e^-
Minimum threshold	500e^-	550e^-
TOT mismatch	6.5% rms	
Timewalk (1ke^- above threshold)	10ns	
TOA < 25ns	Charge > 0.8ke^-	
TOA jitter < 0.5ns	Charge > 5.5ke^-	
Energy resolution		124e^- (Cu) with equalization on noise floor
Maximum count rate		85 Mhit/s (43MHits/s/cm^2)

Massimiliano De Gaspari for the CERN Medipix team (J Alozy, R Ballabriga, M Campbell, E Fröjdh, J Idarraga, S Kulis, X Llopart, T Poikela, P Valerio, W Wong) in collaboration with CERN/LCD, NIKHEF and the University of Bonn.

Thanks for your time and attention!

References:

- M. De Gaspari *et al.*

"Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology," 2014 *JINST* 9 C01037

- T. Poikela *et al.*

"Digital column readout architectures for hybrid pixel detector readout chips," 2014 *JINST* 9 C01007

- Y. Fu *et al.*

"The charge pump PLL clock generator designed for the 1.56 ns bin size time-to-digital converter pixel array of the Timepix3 readout ASIC," 2014 *JINST* 9 C01052

Massimiliano De Gaspari for the CERN Medipix team (J Alozy, R Ballabriga, M Campbell, E Fröjdh, J Idarraga, S Kulis, X Llopart, T Poikela, P Valerio, W Wong) in collaboration with CERN/LCD, NIKHEF and the University of Bonn.

Outline

- Back-up slides

Front-end architecture