


Silicon Pixel Detectors for Tracking

N. Wermes
Bonn University


Hybrid Pixel Detectors

→ all large detectors (i.e. LHC) so far





(Semi)-Monolithic Pixel Detectors

→ most new developments except for sLHC
MAPS (epi), MAPS (SOI), DEPFET, 3D-integration



The “PAST”: large area pixel detectors at the LHC



all based on “Hybrid Pixel Detectors”


The Hybrid Pixel Bubble Chamber

August 2005
CMS beam test



Barrel module

Scintillator+PMs

variable angle
of incidence



Expected resolutions (ATLAS)




$$\sigma_{d_0} = 11\mu\text{m} \oplus \frac{73\mu\text{m}}{p_T \sqrt{\sin\theta}}$$

Principle of hybrid pixel detector readout

charge generation in sensor, integration in FE-chip

temporary on chip storage (digital or analog)
trigger driven readout of individual hits

- pn-diode $\rightarrow Q_{\text{signal}}$
- amplification and filtering $\rightarrow V_{\text{out}}$
- pixel-wise storage: address, charge, time (BX)
- column-wise R/O
- transfer information to End of Column (wait for trigger)



Principle of hybrid pixel detector readout

charge generation in sensor, integration in FE-chip

temporary on chip storage (digital or analog)

trigger driven readout of individual hits

- pn-diode $\rightarrow Q_{\text{signal}}$
- amplification and filtering $\rightarrow V_{\text{out}}$
- pixel-wise storage: address, charge, time (BX)
- column-wise R/O
- transfer information to End of Column (wait for trigger)


✓ high rate capability

✓ radiation hard to $10^{15} n_{\text{eq}}/\text{cm}^2$


✓ mature technology

❖ comparatively massive ($>3\% X_0$, mostly due to power and overall size)

❖ resolution $\sim 10 \mu\text{m}$ (pixels sizes $50 \times 400 \mu\text{m}^2$ or $100 \times 150 \mu\text{m}^2$)




A Hybrid Pixel Detector Module



- module ($1.1\% X_0$)
- supports & cables ($2.4\% X_0$)

per layer



Principle of (semi-) monolithic pixel detectors

generation and integration of signal in “same” substrate


- pn-diode $\rightarrow Q_{\text{Signal}}$
- collection diode (transistor gate)
 - $\rightarrow U_{\text{Signal}} = Q_{\text{Signal}} / C_g$
 - or $I_{\text{Signal}} = g_m \cdot Q_{\text{Signal}} / C_g$
- row wise selection of pixels
- column wise readout
- select/reset switch

CMOS active pixels

- same CMOS substrate for steering/readout electronics and for Q – collection

DEPFET pixels

- one amplifying transistor on fully depleted bulk
- separate steering and R/O chips



frame R/O

Principle of (semi-) monolithic pixel detectors

generation and integration of signal in “same” substrate

- pn-diode $\rightarrow Q_{\text{Signal}}$
- collection diode (transistor gate)
 - $\rightarrow U_{\text{Signal}} = Q_{\text{Signal}} / C_g$
 - or $I_{\text{Signal}} = g_m \cdot Q_{\text{Signal}} / C_g$
- row wise selection of pixels
- column wise readout
- select/reset switch


CMOS active pixels

- same CMOS substrate for steering/readout electronics and for Q – collection

DEPFET pixels

- one amplifying transistor on fully depleted bulk
- separate steering and R/O chips

DEPFET



Rate and radiation challenges at the innermost pixel layer

Hybrid Pixels

	BX time	Particle Rate	Fluence	Ion. Dose
	ns	kHz/mm ²	n _{eq} /cm ² per lifetime*	kGy per lifetime*
LHC (10 ³⁴ cm ⁻² s ⁻¹)	25	1000	1.0 x 10 ¹⁵	790
superLHC (10 ³⁵ cm ⁻² s ⁻¹)	25	10000	10 ¹⁶	5000
SuperBelle (10 ³⁴ cm ⁻² s ⁻¹)	2	400		50
ILC (10 ³⁴ cm ⁻² s ⁻¹)	350	250	10 ¹²	4
STAR@RHIC (8x10 ²⁷ cm ⁻² s ⁻¹)	110	3,8	1.5 x 10 ¹³	8

Monolithic Pixels


lower rates
 → smaller pixels
 → less material

LHeC?

assumed lifetimes:
 LHC, sLHC: 7 years
 ILC: 10 years
 others: 5 years

Pixels for super-LHC (2016)

current directions



note: intermediate step \rightarrow B-layer upgrade/replacements scenarios (~2012)


- radiation hardness

**Radial
distribution of
sensors
determined by
Occupancy**

Long Strips
(up to $4 \times 10^{14} \text{cm}^{-2}$)

Short Strips
(up to 10^{15}cm^{-2})

Pixels
(up to 10^{16}cm^{-2})



ATLAS Radiation Taskforce [ATL-GEN-2005-01] & H.Sadrozinski [IEEE NSS 2007]

- **radiation hardness**

- $\sim 10^{16}$ $n_{\text{eq}}/\text{cm}^2$

- new sensor R&D ongoing: **3D silicon, planar (n in p), diamond**

- **data rate**

- output rate at innermost layer = 320 MHz = 4 x LHC


- **material**

- strong interplay between: **resolution – secondaries – pattern/track algorithms**
what is the best detector? more layers? less material?

- new powering concepts needed (**serial, DC-DC**)

- goal: 1.5-2% $X_0 \Rightarrow$ **factor 2** reduction wrt. LHC

3D silicon




- ✓ shorter drift distance → fast
- ✓ lower voltages
- ✓ better radiation tolerance
- ✓ sensor edge can be an electrode

- ❖ inefficient in area of electrode
- ❖ manufacturing & costs = ?

3D collaboration: C. da Via', S. Parker et al.

Technique: Deep Reactive Ion Etching (DRIE)

track parallel to electrode




planar Si

3D silicon


large effort
(new) vendors

Stanford
SINTEF
IRST
CNM






3D: test beam results

- Stanford devices, unirradiated
- pixel electronics (ATLAS FE-I3)



3E device = 3 electrodes/pix



- ✓ $V_{\text{depl}} \sim 10 \text{ V}$
- ✓ efficiency 95.6% (0° tracks)
99.9% (15° tracks)
- ✓ spatial resolution as for planar pixels ($\sim 12 \mu\text{m}$)

diamond (poly crystalline and single crystal)

RD42 collaboration
H. Kagan, P. Weilhammer
et al.

✓ has finally become competitive (to Si)


- ✓ large band gap (x5) → no leakage current → no shot noise
- ✓ smaller ϵ_r (x 0.5) → lower input capacitance → lower thermal and 1/f noise
- ✓ small $Z=6$ → large radiation length (x2 in g/cm^2)
- ✓ narrower landau distribution (by 10%)
- ✓ excellent thermal conductivity (x15) → use as cooling structure
- ❖ large w_i (x 3.6) → small signal charge
- ❖ fabrication more involved (wafer production, cutting) ... but “pixellation” almost trivial

using pixel-specific ENC formulae (CSA+filter) and measurements with 100 GeV π

S/N per 0.1% X_0 → Si : diamond \approx 1 : ~1.4


✓ poly-CVD has been turned into 16 chip ATLAS modules

✓ sc-CVD sensors of few cm^2 size used as pixel detectors






sLHC Sensor R&D




single crystal diamond pixel detector



beautiful Landau distributions





pCVD diamond
(grain structure)



scCVD
like silicon


planar sensor R&D

- technology of choice for larger area (costs !)
- increase radiation tolerance (10^{16} cm^{-2} tough !)
- increase active area fraction
- large activity on Si materials
 - FZ/(M)CZ
 - p-type bulk (no type inversion)
- **trend:** n^+ on $n \rightarrow n^+$ on p (FZ/MCZ)
 - pixel electrodes on junction side
 - single sided wafer processing (cost!)
 - no reverse annealing for CCE meas.
 - $\sim 30\%$ CC @ $5 \times 10^{15} \text{ cm}^{-2}$ ($\sim 7000 e^-$)



R&D proposals and projects for sLHC

Pixels at sLHC: radiation tolerance



note: n_{eq} (Si) normalization not correct for diamond & diamond better in S/N terms

a personal opinion

- **3D silicon** and **CVD diamond** (especially scCVD) are attractive
 - ✓ for small area pixel detectors (1st layer) where costs do not play a major role
 - ✓ radiation hardness is the major issue
 - ✓ S/N counts !
 - ❖ high quality wafer production at vendors must still be shown
 - ❖ scCVD diamond perhaps not an option on the sLHC time scale? (unfortunately)
 - ❖ only small single chip pixel modules demonstrated for 3D and scCVD
 - ✓ large pixel modules with pCVD diamond

- for outer layers (fluence $< 10^{15} \text{ cm}^{-2}$, area $> 5 \text{ m}^2$) planar detectors are the choice
 - ✓ promising Si material studies
 - ❖ building and radiation testing of real modules is due





sLHC data rates

Hit inefficiency rises steeply with the hit rate


Bottleneck: congestion in double column readout

⇒ more local in-pixel storage (130 nm !)
 >99% of hits are not triggered
 ⇒ don't move them


$1-\epsilon$



Hybrid Pixel: sLHC FE - Chip and Modules




FE-I3
74%




FE-I4
~87%

- smaller pixel area ($50 \times 250 \mu\text{m}^2$)
 - smaller occupancy, better resolution
- larger chip
 - lower cost in BB & FC (cost driver)
- larger active area fraction
 - better coverage in inner layers
- power reduction (~60% of FE-I3)



(semi-) Monolithic Pixels

STAR@RHIC, superBelle, ILC



(Semi-) Monolithic Pixels Overview


• DEPFET Pixels

- one transistor in pixel bulk
- Q-collection in fully depleted bulk
- R&D (for ILC) since > 10 years
- recently (2008): a 2 layer detector for [superBelle](#)



• Monolithic Active Pixels (MAPS-epi)

- Q collection in thin epi-layer
- need tricks for full CMOS
- R&D (for ILC) since ~ 10 years
- 2 (or 3) layer detector for [STAR@RHIC](#)




• Monolithic Active Pixels (MAPS-Sol)

- **full CMOS in active area**
- Q - collection in **fully depleted** bulk
- R&D started 2006

will show selection of current efforts

DEPFET pixels



- p-channel MOSFET in pixel on a **fully depleted bulk**
 - ✓ large signal
 - ✓ fast collection
 - ✓ small pixels ($24 \times 24 \mu\text{m}^2$)


- Internal gate (IG): deep ($\sim 1\mu\text{m}$) n-implant is potential minimum for e^-

- Signal electrons accumulate in IG and modulate the transistor current ($g_q \sim 400 \text{ pA}/e^-$)
 - ✓ low C_{in} , internal amplification \rightarrow low noise

- Accumulated charge removed by CLEAR (“reset”)
 - ✓ multiple R/O possible
 - ❖ external reset needed (no reset noise if CLEAR complete)


- Transistor off during signal collection
 - ✓ low power

- R/O of the (current) signal at transistor drains
 - ❖ steering & signal processing by external ICs



Collaboration: Bonn, Heidelberg, Karlsruhe, MPI Munich, Prague, Valencia

DEPFET pixels: „rolling shutter“ frame R/O



➤ 1 row active

(1) read signal + ped
current

(2) CLEAR

(3) read pedestal current




merge currents: (1) – (2)

➤ all other rows OFF

still active for signals

→ low power !

(60 mW/cm²)



C32 C34

C21

J6

C17

R24

R2

BC8

P33

C31

C24

C22

C33

C34

C31

C31



C31

C31

C31

C31

DEPFET pixels: some features



Developments are for ILC \rightarrow superBelle

• low noise


- 1.6 e^- for long shaping times (μs),
- goal: $\sim 200e^-$ for fast R/O
- for ILC/superBelle R/O speeds (~ 12 MHz line rate)
S/N = 120 for 450 μm thick sensors (test beam)
 \rightarrow goal **S/N = 20 - 40 for 50 μm thick sensors**

• irradiation (0.9 Mrad γ , 3×10^{12} p/cm 2 , 2×10^{11} n/cm 2)

- threshold shifts (~ 4 V) – can be compensated (note: only 1 transistor per pixel)
- leakage current increase $\rightarrow 20 - 95 e^-$

• space resolution: $< 2 \mu\text{m}$


• material: $< 0.15\%$ X_0 per detector layer



proven thinning process
(anisotropic deep etching)





DEPFET pixels for superBelle



active DEPFET area
($\sim 50 \mu\text{m}$ thick)

SWITCHER Steering chips


CURO Readout chips



to cope with hit rate (400 kHz/mm²)


- larger pixels (50 x 75 μm^2)
- read out at both sides and 4 pixels in parallel (x 8)
- 80 ns per row (sample/clear/sample)
- 1 Gbit/s module data rate

DEPFET pixels for superBelle: IP - resolution



simulation

MAPS-epi




Meynants, Diericks, Scheffer, SPIE 3410:68-76 (1998)
 R. Turchetta, NIM-A 458:677-689 (2001)

many activities: France, UK, US, Italy
 (MAPS, CAPS, FAPS

MAPS vs Hybrid Pix	MAPS	Hybrid Pixel Sensors
Granularity	+	-
Material budget	+	-
Readout speed	+	++
Radiation tolerance	+	++


- Sensor and signal processing are integrated in the same silicon wafer
 - ✓ commercial CMOS technology standard
- Signal created in low-doped epitaxial layer (~10-15 μm , e.g. AMS 0.35 μm)
 - ❖ MIP signal <1000 electrons \rightarrow challenge for IC design
- Q - collection by thermal diffusion (~100 ns), reflective boundaries at p-well and substrate, collected at n-well/epi junction
 - \rightarrow charge spread to several pixels
- 100% fill-factor (note definition), thin (~50 μm)
- small pixel sizes (pitch 20 – 30 μm):
 - \rightarrow a must and a virtue \rightarrow few μm resolution !
- Only NMOS transistors possible in active area (due to n-well/epi collection diode)

MAPS-epi



Meynants, Diericks, Scheffer, SPIE 3410:68-76 (1998)
 R. Turchetta, NIM-A 458:677-689 (2001)


many activities: France, UK, US, Italy
 (MAPS, CAPS, FAPS




MAPS vs Hybrid Pix	MAPS	Hybrid Pixel Sensors
Granularity	+	-
Material budget	+	-
Readout speed	+	++
Radiation tolerance	+	++

MAPS-epi: CDS correlated double sampling readout

1st frame




2nd frame



−

raw data after CDS



=

eliminate



- base levels
- 1/f noise
- fixed pattern noise

offline


→ **goal: on-chip**

still: correct for pedestal and common mode

MAPS-epi: EUDET telescope





DESY, CEA, CERN, CNRS, MPI, Bonn,
Heidelberg, Geneva, Bristol, INFN




S/N ~ 11

**3.3 μm
resolution**




MAPS-epi → meeting the challenge: **STAR@RHIC**

2 layers, 400 Mpix



ladder with 10 MAPS sensors (~ 2 2 cm each)



special feature **goals**

pitch 20 – 30 μm → spatial resolution **< 10 μm**

50 μm sensors → **0.28%** radiation length/layer (!)

small power budget → **100 mW/cm²**

integration time goal: **<200 μs** (@ $L = 8 \times 10^{27}$)

must sustain **300 krad/yr** and **$\sim 10^{13}/\text{cm}^2 n_{\text{eq}}/\text{yr}$**

groups

LBNL-Berkeley

IPHC/DAPHNIA France

MAPS-epi @STAR: current status

several prototypes

- MimoSTAR 2&3 (AMS 0.35)
- Mimosa 8/16 (TSMC 0.25/AMS 0.35)

tested features

- 25 μm pitch, 128 x 32 pix
- analog versus digital R/O
 - digital faster (column parallel + MUX)
 - but needs discriminators


- integration time still large ($\sim\text{ms}$)
 - need 200 μs

- on-chip prototyped

- in-pixel CDS



- column level: discrimination
 - zero suppression

- radiation: \rightarrow remove thick oxide near Q-collecting diode



Based on tests of several different prototypes
S/N > 12 allows detection efficiency **> 99.6%**

AMS 0.35



Y. Degerli et al, IEEE TNS, vol 53, no 6, 2006, pp 3949 - 3955

Y. Degerli et al, IEEE TNS, vol 52, no 6, 2005, pp 3186 - 3193


MAPS-epi @STAR: current status

several prototypes

- MimoSTAR 2&3 (AMS 0.35)
- Mimosa 8/16 (TSMC 0.25/AMS 0.35)

tested features

- 25 μm pitch, 128 x 32 pix
- analog versus digital R/O
 - digital faster (column parallel + MUX)
 - but needs discriminators
- integration time still large ($\sim\text{ms}$)
 - need 200 μs
- on-chip prototyped
 - in-pixel CDS
 - column level: discrimination
 - zero suppression
- radiation: \rightarrow remove thick oxide near Q-collecting diode



achieved performance


Y. Degerli et al, IEEE TNS, vol 53, no 6, 2006, pp 3949 - 3955
Y. Degerli et al, IEEE TNS, vol 52, no 6, 2005, pp 3186 - 3193

Main improvement R&D

- 1. improve the charge collection
(speed and completeness)**
- 2. go to “full” CMOS also in active area**


MAPS-epi with deep n-well (\rightarrow enlarge the n-well diode)

Pavia, Bergamo, Pisa: V. Re, G. Rizzo et al.



- **Extended Deep N-well collecting electrode (STM 130 nm triple well CMOS)**
 - ✓ obtain higher single pixel collected charge
 - ✓ protect charge loss to competitive N-wells
 - ✓ \Rightarrow can use PMOS transistors too
- ✓ complete single pixel processing chain (CSA + Shaper + Discr. + Logic) in active area
- ❖ **Fill factor (note definition) = DNW/total n-well area \sim 90% in the prototype structures**



- Ambitious goal: a monolithic pixel sensor with **similar readout functionalities as with hybrid pixels** (sparsification, time stamping)
- Proof of principle with APSEL chip prototypes (**STM 130 nm triple well CMOS**)
- APSEL4: 32x128 matrix, sparse R/O and time stamping



G. Rizzo et al.


5.9 keV line (1640 e-) with charge totally collected by a single pixel

32x128 pixels - 50 μm pixel pitch



MAPS-epi with deep p-well (→ shield the PMOS N-wells)


RAL, ICL, UBirmingham, J.A. Ballin, ..., R. Turchetta et al. Sensors (2008), ISSN 1424-8820



- use **deep p-implant** (p-well) to shield the n-wells that contain PMOS transistors
- only diode n-well still exposed to charge from the epi-layer
- fill-factor is **100%**
- deep p cannot be made too small
→ pixel size not too small
- several designs with full signal processing submitted (>150 transistors)
 - e.g. CSA + shaper + comp. + logic
 - 50 μm pixel pitch
- first prototype tests encouraging
 - Q- collection in n-well diode increased by factor ~ 2

INMAPS quadrupel well 0.18 μm CMOS process (6 metals)

MAPS-Sol



Sol

- A thin Si layer (~100 nm) isolated with SiO₂ (each transistor in its own isolated island, shallow trench isolation, no junctions to bulk)

MAPS-Sol:

- A bonded wafer with **high-Ω** substrate + **low-Ω** top Si, separated by a buried oxide layer
 - ✓ standard CMOS (NMOS, PMOS, MIM cap...) can be used
 - ✓ efficient use of area for electronics
- vertical **via contacts** reaching through to implants in the high resistivity wafer
 - ✓ no bump bonding
 - ✓ small pixel size possible
- use of handle wafer in **partial or full depletion** determined by backside voltage

Full CMOS in active area
charge collection in fully depleted bulk

MAPS Sol vs epi	epi	Sol
Granularity	+	+
Material budget	+	+
S/N	-	++
Level of maturity	+	-

MAPS-Sol

1995: F.X.Peng, "Monolithic Silicon Pixel Detector in SOI Technology", PhD thesis, University of Linz, Austria, (1996)

2003: W. Kucewicz et al.
Nucl.Instrum.Meth.A549:112-116,2005.

New initiative:

FERMILAB (R. Yarema, G. Deptuch et al.)
+ Japan + Hawaii

with commercial vendors (not many !! ... "change in process flow")

OKI (150 nm & 200 nm) & TSMC (250 nm)

Status: prototype experience → feasibility study



- many design variations submitted

for **HEP** applications: single particle sensitivity


for **imaging** applications: photon counting

- full blown CMOS electronics

CSA + shaper + discriminator + (counter)




e.g.: 64x64 pix, 26 μm
CSA + shaper + discr.



the main problem: back gate effect

fully depleted high- Ω part couples into the channel \rightarrow acts as second gate
 \rightarrow substrate biasing leads to transistor threshold shifts

simplified




ideas:


- need thicker buried oxide layer
- use less V_{back} \rightarrow partial depletion
- use dense matrix of p⁺ implants to lower potential at the surface

encouraging
but truly
challenging !

3D integration



- several (tiers) of thinned semiconductor layers interconnected to form a **monolithic unity**
- different layers can be made in **different technologies** (high ohmic sensor, BiCMOS, deep sub- μ -CMOS, SiGe, opto-process, ...)
- driven by industry
 - ✓ reduced R,L and C \rightarrow improves speed
 - ✓ reduced interconnect power, x-talk
 - ✓ reduced size




first initiative @ Fermilab

France (many groups)
Germany (MPI, Bonn)
following


3D integration

heavy R&D at Fermilab: R. Yarema, G. Deptuch et al.
readout chip with time stamping and sparsification
3 tiers (no sensor yet)
attempts with several foundries: Tezzaron, Chartered, IZM,
RTI, Ziptronix, MITLL



VIP: layout view with 3D Design Tool by Micro Magic:

3D integration




first step to 3D integration is ..

ICV = **I**nter **C**hip **V**ias

TSV = **T**hrough **S**ilicon **V**ias

- hole etching and chip thinning
- via formation with W-plugs
- 2.5 Ω/per via
- no significant impact on chip performance (MOS transistors).



MPI-Munich & IZM/Munich

- build demonstrator using ATLAS pixel chip and pixel sensors made

Bonn & IZM/Berlin

–use TSV for sLHC ATLAS module concepts


Hybrid pixels

- matured with LHC
- only choice for sLHC
- needs heavy R&D on:
 - sensor materials
 - ICs and modules
 - 3D integration




Monolithic

- first real detectors in focus
- the way to the dream is coming closer
- needs heavy R&D on:
 - full (CMOS) integration
 - radiation tolerance

standard



future





Thanks for materials and discussions

- Woitek Dulinski**
- Michal Szelezniak**
- Grzegorz Deptuch**
- Laci Andricek**
- Renato Turchetta**
- Hans-Günther Moser**
- Hans Krüger**
- Fabian Hügging**
- Marlon Barbero**
- David Arutinov**
- Giovanni Darbo**
- Maurice Garcia-Sciveres**
- Cinzia da Via'**
- Valerio Re**
- Harris Kagan**


Backup Slides

- charge coll. in several μm thin epi-layer by thermal diffusion to n-well/epi junction
- p-wells and substrate highly doped \rightarrow charges kept between reflection boundaries
- signals processed by standard CMOS circuitry integrated on sensor
- only nMOS in active area (due to n-well/epi collection diode)
- Q-collection time ~ 100 ns (due to diffusion)
- incomplete Q-collection and small signals (< 1000 e) \Rightarrow c
- small pixel sizes ($< 20 \times 20 \mu\text{m}^2$): a must and a virtue !




Making thin Sensors

- A novel technology to produce detectors with thin active area has been developed and prototyped (L. Andricsek)






first 'dummy' samples:
50 μm silicon with 350 μm frame



thinned diode structures:
leakage current: <math><1\text{nA}/\text{cm}^2</math>


DEPFET pixels





irradiation	TID / NIEL fluence	ΔV_{th}	g_m	I_{Leak} in int. gate at RT(*)
gamma ⁶⁰ Co	913 krad / ~ 0	$\sim -4V$	unchanged	156 fA
neutron	~ 0 / 2.4×10^{11} n/cm ²	~ 0	unchanged	1.4 pA
proton	283krad / 3×10^{12} n/cm ²	$\sim -5V$	$\sim -15\%$	26 pA


(*) 5..22 fA non irradi.



Hartmut F.-W. Sadrozinski, LBL Pixel Upgrade, May 22, 2008


IZM SLID Process, ICV

Metallization SLID (Solid Liquid Interdiffusion)



IZM
Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

- Alternative to bump bonding (less process steps “low cost” (IZM)).
- Small pitch possible (< 20 μm , depending on pick & place precision).
- Stacking possible (next bonding process does not affect previous bond).
- Wafer to wafer and chip to wafer possible.



ICV = Inter Chip Vias

- Hole etching and chip thinning
- Via formation with W-plugs.
- Face to face or die up connections.
- 2.5 Ohm/per via (including SLID).
- No significant impact on chip performance (MOS transistors).