



---

# Upgrade of the ALICE Inner Tracking System

---

L. Musa - CERN

*PH Detector Seminar  
CERN, 17 April, 2015*

# Upgrade of the ALICE Inner Tracking System

---

## OUTLINE

- ⦿ ALICE upgrade motivations and strategy
- ⦿ ALICE current set-up and Inner Tracking System
- ⦿ ITS upgrade design objectives
- ⦿ ITS upgrade layout and main components
- ⦿ Detector simulated performance: some examples





# ALICE: study QGP properties

**ALICE** is designed to study the physics of strongly interacting matter at extreme conditions of energy density and temperature, and in particular the properties of the Quark Gluon Plasma (QGP), using A-A, p-A and pp collisions

Prior to LHC Heavy Ion programme, nature of QGP – “a nearly perfect liquid” – emerged from experiments at CERN SPS and BNL RHIC

**ALICE** confirms basic picture: observation of hot hadronic matter at unprecedented values of temperatures, densities and volumes ....



Pb-Pb @  $\sqrt{s_{NN}} = 2.76$  TeV  
2011-11-12 06:51:12  
File : 2298  
Run : 107993  
Event : 0x3d94315a



... and exceeding the precision and kinematic reach of all significant probes of the QGP measured in the past decades

➡ Excellent capabilities to measure high-energy nuclear collisions at LHC

# ALICE: study QGP properties

Progress on the characterization of QGP properties requires

- precision measurements of **rare probes**
- over a large kinematic range (from high to very low transverse momenta)
- and as function of multi-differential observables: centrality, reaction plane, ...



## One example:

precision measurements of spectra, correlations and flow of heavy flavour hadrons and quarkonia at low transverse momenta (not possible to trigger!!)

This requires statistics (luminosity) and precision measurements

Target for **upgrade programme** (Run3 + Run4)

- Pb-Pb recorded luminosity  $\geq 10 \text{ nb}^{-1} \rightarrow 8 \times 10^{10} \text{ events}$

I. Upgrade detectors, readout systems and online systems to

- read out all Pb-Pb interactions at a maximum rate of **50kHz** (i.e.  $L = 6 \times 10^{27} \text{ cm}^{-2}\text{s}^{-1}$ ), with a minimum bias trigger (at present 500Hz)
- ➔ Gain a factor **100** in statistics over originally approved programme (Run1 + Run2)

II. Significant improvement of vertexing and tracking capabilities at low  $p_T$


- **New Inner tracking System**

It targets LHC 2<sup>nd</sup> Long Shutdown (2018/19)




ALICE Upgrade LoI  
September 2012

Addendum  
September 2013






# The Current ALICE Detector



Readout rate:  
pp minimum bias:  $\sim 1\text{kHz}$   
Pb-Pb minimum bias:  $\sim 500\text{ Hz}$



# The Current ALICE Inner Tracking System




## Current ITS

6 concentric barrels, 3 different technologies

- 2 layers of silicon pixel (SPD)
- 2 layers of silicon drift (SDD)
- 2 layers of silicon strips (SSD)

## Example: $D^0$ meson



Analysis based on decay topology and invariant mass technique

## Open charm


Particle	Decay Channel	$c\tau$ ( $\mu\text{m}$ )
$D^0$	$K^- \pi^+$ (3.8%)	123
$D^+$	$K^- \pi^+ \pi^+$ (9.5%)	312
$D_s^+$	$K^+ K^- \pi^+$ (5.2%)	150
$\Lambda_c^+$	$p K^- \pi^+$ (5.0%)	60

How precisely is  $d_0$  measured with the current ITS detector?

# ALICE ITS Upgrade – Impact parameter resolution




*Very good MC description*



ALICE, Int. J. Mod. Phys. A29 (2014) 1430044

*Very weak dependence on the colliding system*



ALICE, Int. J. Mod. Phys. A29 (2014) 1430044

70  $\mu\text{m}$  at  $p_T = 1$  GeV/c

# What determines the impact parameter resolution

## Vertex projection from two points: a simplified approach (telescope equation)

expectations for the ITS upgraded → pointing resolution =  $(5 \oplus 22\text{GeV}/p \cdot c) \mu\text{m}$

from  
detector  
position  
error



from  
coulomb  
scattering

first pixel layer

$$X_0 = 0.3\%$$

$$\theta_m = \frac{13.6\text{Mev}}{\beta \cdot c \cdot p} \cdot \sqrt{X_0}$$

$$\Delta v = \theta_m \cdot r_1$$





# ITS upgrade design objectives

## 1. Improve impact parameter resolution by a factor of $\sim 3$

- Get closer to IP (position of first layer): 39mm  $\rightarrow$  23mm
- Reduce  $x/X_0$  /layer:  $\sim 1.14\%$   $\rightarrow$   $\sim 0.3\%$  (for inner layers)
- Reduce pixel size: currently  $50\mu\text{m} \times 425\mu\text{m}$   $\rightarrow$   $O(30\mu\text{m} \times 30\mu\text{m})$

## 2. Improve tracking efficiency and $p_T$ resolution at low $p_T$

- Increase granularity:
  - 6 layers  $\rightarrow$  7 layers
  - silicon drift and strips  $\rightarrow$  pixels


## 3. Fast readout

- readout Pb-Pb interactions at  $> 100$  kHz and pp interactions at  $\sim$  several  $10^5$  Hz (currently limited at 1kHz with full ITS)


## 4. Fast insertion/removal for yearly maintenance

- possibility to replace non functioning detector modules during yearly shutdown

Install detector during LHCC LS2 (2018-19)




CERN-LHCC-2013-24



*J. Phys. G* (41) 087002

12.5 G-pixel camera  
( $\sim 10 \text{ m}^2$ )



## 7-layer barrel geometry based on MAPS

$r$  coverage: 23 – 400 mm

$\eta$  coverage:  $|\eta| \leq 1.22$


for tracks from 90% most luminous region

**3** Inner Barrel layers (**IB**)

**4** Outer Barrel layers (**OB**)

Material /layer : 0.3%  $X_0$  (IB), 1%  $X_0$  (OB)

## CMOS Pixel Sensor using TowerJazz 0.18 $\mu\text{m}$ CMOS Imaging Process




### Tower Jazz 0.18 $\mu\text{m}$ CMOS

- feature size 180 nm
- metal layers 6
- ➔ Suited for high-density, low-power
- Gate oxide 3nm
- ➔ Circuit rad-tolerant


- ▶ High-resistivity ( $> 1\text{k}\Omega\text{ cm}$ ) p-type epitaxial layer (20 $\mu\text{m}$  - 40 $\mu\text{m}$  thick) on p-type substrate
- ▶ Small n-well diode (2-3  $\mu\text{m}$  diameter), ~100 times smaller than pixel => low capacitance
- ▶ Application of (moderate) reverse bias voltage to substrate can be used to increase depletion zone around NWELL collection diode
- ▶ Quadruple well process: deep PWELL shields NWELL of PMOS transistors, allowing for full CMOS circuitry within active area

# ITS Pixel Chip – starting material


Charge collection time and recombination depend on doping concentration (Si resistivity) and radiation induced dislocations




Substrate: 10 Ohm cm, NWELL: @1V PW: @ 0V



Substrate: 2k Ohm cm, NWELL: @1V PW: @ 0V



SEM picture: epi thickness 20μm




# ITS Pixel Chip – starting material




Thicker epitaxial layers will yield more charge but ... diffusion increases cluster size

Cluster Signal (5x5), Explorer-1, A1-E2, Sector 5



*J. Van Hoorne, TIPP2014*

*J. Phys. G (41) 087002*




Measurements done at Desy test beam with 3.2 GeV/c positrons

- Cluster charge increases linearly with epi-layer thickness
- Cluster size increases with epi-layer thickness

optimum epi thickness (maximum seed signal) increases by increasing depletion volume



Low input capacitance decisive to achieve large S/N at low power

(W. Snoeys, NIMA 731 (2013) 125-130)




NWELL DIODE output signal =  $Q / C$


- Minimize spread of charge over many pixels
- minimize capacitance:
  - ➔ small diode surface
  - ➔ large depletion volume



-1V,  $1 \times 10^{13} \text{ cm}^{-3}$



-1V,  $1 \times 10^{12} \text{ cm}^{-3}$



-6V,  $1 \times 10^{12} \text{ cm}^{-3}$

Diode  $3\mu\text{m} \times 3\mu\text{m}$  square n-well, White line: boundaries of depletion region

➡ Pixel input capacitance decreases with increasing reverse bias, in agreement with simulated size of depletion region


➡ Minor influence of epi resistivity for current pixel layout

Parameter	Inner Barrel	Outer Barrel
Silicon thickness	50 $\mu\text{m}$	
Spatial resolution	5 $\mu\text{m}$	10 $\mu\text{m}$
chip dimensions	15 mm x 30 mm	
Power density	< 300 mW/cm <sup>2</sup>	< 100 mW/cm <sup>2</sup>
Event time resolution	< 30 $\mu\text{s}$	
Detection efficiency	> 99%	
Fake hit rate	< 10 <sup>-5</sup> per readout frame	
TID radiation hardness (*)	2700 krad	100 krad
NIEL radiation hardness (*)	1.7x10 <sup>13</sup> 1MeV n <sub>eq</sub> /cm <sup>2</sup>	10 <sup>12</sup> 1MeV n <sub>eq</sub> / cm <sup>2</sup>

(\*) 10 x radiation load integrated over approved programme (~ 6 years of operation)


# ITS Pixel Chip – two architectures

## ALPIDE



Pixel pitch	28 $\mu$ m x 28 $\mu$ m
Event time resolution	<2 $\mu$ s
Power consumption	39mW/cm <sup>2</sup>
Dead area	1.1 mm x 30mm

## MISTRAL - O



Pixel pitch	36 $\mu$ m x 64 $\mu$ m
Event time resolution	~20 $\mu$ s
Power consumption <sup>(*)</sup>	97mW/cm <sup>2</sup>
Dead area	1.7 mm x 30mm

ALPIDE and MISTRAL-O have same dimensions (15mm x 30mm), identical physical and electrical interfaces: position of interface pads, electrical signaling, protocol


(\*) might further reduce to 73mW/cm<sup>2</sup>



2012

Explorer


- $20\mu\text{m} \times 20\mu\text{m}$  and  $30\mu\text{m} \times 30\mu\text{m}$  pixels (analogue readout)
- pixel geometry, starting material, sensitivity to radiation



2013

pALPIDEss-0


- Matrix with 64 columns x 512 rows
- $22\mu\text{m} \times 22\mu\text{m}$  pixels
- (in-pixel discrimination and buffering)
- zero suppression within pixel matrix



May-2014

pALPIDE-1

- **Full-scale prototype:  $1024 \times 512$**
- 4 sectors with different pixels
- Final pixel pitch:  $28\mu\text{m} \times 28\mu\text{m}$
- Interface pads over matrix
- 1 register/pixel, no final interface



Apr-2015

pALPIDE-2

- Optimization of some circuit blocks
- Final interface: allows integration into ITS modules
- NO high-speed output link (1.2 Gbit/sec replaced by a 40Mb/s)

# pALPIDE-1 – Main Design Features

## ALPIDE Full Scale prototype

- Dimensions: 30mm x 15 mm
- Pixel Matrix: 1024 cols x 512 rows
- Pixel pitch:  $28\mu\text{m} \times 28\mu\text{m}$
- Peaking time (defines time res):  $< 2\mu\text{s}$
- Pulse length: 10-20 $\mu\text{s}$
- In-pixel discriminator + 1 register
- Power consumption:  $< 40\text{mW}/\text{cm}^2$
- 4 sectors with different pixels





Figure: picture of pALPIDE-1






Sector	nwell diameter	spacing	pwell opening	reset
0	$2\mu\text{m}$	$1\mu\text{m}$	$4\mu\text{m}$	PMOS
1	$2\mu\text{m}$	$2\mu\text{m}$	$6\mu\text{m}$	PMOS
2	$2\mu\text{m}$	$2\mu\text{m}$	$6\mu\text{m}$	Diode
3	$2\mu\text{m}$	$4\mu\text{m}$	$10\mu\text{m}$	PMOS

## Intensive test beam campaign


- PS: 5-7 GeV  $\pi^-$
- SPS: 120 GeV  $\pi^-$
- PAL (Korea): 60 MeV  $e^-$
- BTF (Frascati): 450 MeV  $e^-$
- DESY: 5.8 GeV  $e^+$

Scan of main parameters → ~ 200 settings

## 7-plane telescope based on pALPIDE-1 chip




## Efficiency and fake hit rate




$\lambda_{\text{fake}} < 10^{-5} / \text{event/pixel} @ \epsilon_{\text{det}} > 99\%$  ➡ very large margin over design requirements

- Measurements at PS: 5 – 7 GeV  $\pi^-$  December 2014
- Results refer to 50  $\mu\text{m}$  thick chips: 3 non irradiated and 3 irradiated with neutrons at  $10^{13} \text{ 1MeV } n_{\text{eq}} / \text{cm}^2$

## Spatial resolution



## Cluster size vs. position within pixel






$\sigma_{\text{det}} < 5 \mu\text{m}$  is achieved with sufficient margin of operation

- Measurements at PS: 5 – 7 GeV  $\pi^-$  September 2014
- Results refer to 50  $\mu\text{m}$  thick chips: non irradiated and irradiated with neutrons  $0.25 \times 10^{13}$  and  $10^{13}$  1MeV  $n_{\text{eq}} / \text{cm}^2$



## p-ALPIDE-2: 2<sup>nd</sup> full-scale prototype

- Optimization of some circuit blocks
- NO high-speed output link (1.2 Gbit/sec replaced by a 40Mb/s)
- Full Integration in IB and OB Module: main focus in 2015
- Delivery: April



## p-ALPIDE-3: 3<sup>rd</sup> full-scale prototype

- Contains all final elements
- Submission: May '15      Delivery: July '15

## p-ALPIDE-4: pre-series production

- Submission Dec '15



## FSBB Main Features



- About 1/3 of complete sensor (approx. 9mm x 17mm)
- Pixel Matrix: 416 Columns x 416 Rows
- Staggered Pixel: 22 $\mu$ m x 33 $\mu$ m (final chip 36 $\mu$ m x 64 $\mu$ m)
- In-pixel pre-amplification and clamping (6 metals)
- Double row-readout at 160MHz
- Integration time: 40 $\mu$ s (final chip 20 $\mu$ s)
- 2 versions (FSBB-M0 a & b): only results for M0-a will be shown

**NB:** the FSBB is not optimized in some respects (pixel dimensions, speed, power consumption, pads over matrix, ...)

Currently MISTRAL-O is being optimized for use in the outer layers:

- less need for spatial resolution: ~10 $\mu$ m
- more stringent power consumption limit: < 100mW/cm<sup>2</sup>





## Beam conditions

- SPS H6A area, 120 GeV  $\pi^-$
- Particle flux: trigger rate in the range 2.5 to 100 kHz /  $5 \times 10 \text{ mm}^2$


## Device and operational conditions

- 6 FSBB-M0a thinned to  $50 \mu\text{m}$
- All measurements performed at  $T_{\text{op}} = 30 \text{ }^\circ\text{C}$




# MISTRAL FSBB-M0 – detection performance

FSBB\_M0a, Diode = 9  $\mu\text{m}^2$ , Transistor = 1.5/0.28






FSBB\_M0a, Diode = 10.9  $\mu\text{m}^2$ , Transistor = 1.5/0.28



Diode size ( $\mu\text{m}^2$ )	$\epsilon_{\text{det}} \geq 99.8\%$	$\epsilon_{\text{det}} \geq 99.5\%$	$\epsilon_{\text{det}} \geq 99.0\%$	$\lambda_{\text{fake}}^{(*)} \leq 10^{-5}$
11	Thr $\leq 6.0$ mV	Thr $\leq 6.5$ mV	Thr $\leq 8.0$ mV	Thr $\geq 6.0$ mV
9	Thr $\leq 6.0$ mV	Thr $\leq 7.0$ mV	Thr $\leq 8.0$ mV	Thr $\geq 5.0$ mV

- (\*)
- Fake rate drops by O(10) masking 20 noisiest pixels.
  - Final chip includes masking feature

# New ITS layout




ITS layers are (azimuthally) segmented in staves, which are mechanically independent

Radial coverage  $23\text{mm} \div 405\text{mm}$

48 Inner layer STAVES





# New ITS Staves





# New ITS Layout - Inner Barrel Stave



<Radius> (mm): 23,31,39

Nr. of staves: 12, 16, 20

Nr. of chips/layer: 108, 144, 180

Power density: < 100 mW/cm<sup>2</sup>


Length in z (mm): 290

Nr. of chips/stave: 9

Material thickness:  $\sim 0.3\% X_0$


Throughput (@100kHz): < 80 Mb/s  $\times$  cm<sup>-2</sup>

# Inner Barrel – Geometry and material budget





Coolant:  $\text{H}_2\text{O}$ , leak-less  
Sensor temperature  $< 30^\circ\text{C}$   
Temperature non-uniformity  $< 5^\circ\text{C}$

Transversal section:



290mm length, 1.5gram weight






$T_{\text{in}} = 15.8^\circ\text{C}$   
 $T_{\text{out}} = 16.6^\circ\text{C}$



# Interconnection of pixel chip to flex PCB

## Laser soldering: Interconnection of Pixel chip on flexible printed circuit




Laser soldering machine  
(Dr. Mergenthaler GMBH)





## Laser Soldering



- **Flux-less soldering** of 200  $\mu\text{m}$  diameter Sn/Ag(96.5/3.5) balls (227 °C melting T) in vacuum ( $\leq 10^{-1}$  mbar)
- **IR diode laser**, 976 nm, 25 W, 50 mm focal length, 250  $\mu\text{m}$  beam spot size
- **Laser power modulated** by pyrometer, programmable T profile ensures precise limitation of heating
- **Soldering mask** (in Macor® or Rubalit®) used to press FPC on chip and guide soldering balls inside FPC vias
- Solder provides **electrical and mechanical connection** → no glue



## Solder Pads


In order to solder the chip on the flexible printed circuit (FPC), the chip **Al pads need to be covered with Ni-Au** (wet-able surface)

Plating is done on wafers level using electroless Ni-Au plating, prior to thinning and dicing




Contact pads are distributed over the matrix  
(custom designed)






# Inner Barrel – full-scale prototype

Structural Sandwich



Layer 0




Layer 1




Layer 2



**Prototype**





## Outer Barrel (OB)

<radius> (mm): 194, 247, 353, 405

Nr. staves: 24, 30, 42, 48

Nr. Chips/layer: 6048 (ML), 17740(OL)

Power density < 100 mW / cm<sup>2</sup>

Length (mm): 900 (ML), 1500 (OL)





Nr. modules/stave: 4 (ML), 7 (OL)

Material thickness: ~ 1% X<sub>0</sub>

Throughput (@100kHz): < 3Mb/s × cm<sup>-2</sup>



# ITS Outer Detector Barrel




# Service Barrels

Service Inner Barrel

Detector Inner Barrel


Detector Outer Barrel

Service Outer Barrel




# Performance of new ITS (MC simulations)

## Impact parameter resolution





## Tracking efficiency (ITS standalone)



$\sim 40 \mu\text{m}$  at  $p_T = 500 \text{ MeV/c}$


## $D^0 \rightarrow K^- \pi^+$ secondary vertex position resolution



*J. Phys. G (41) 087002*



# Project Timeline and Collaboration



## ALICE ITS Collaboration

CERN, **China** (Wuhan), **Check Republic** (Prague), **France** (Grenoble, Strasbourg), **Italy** (Aless., Bari, Cagliari, Catania, Frascati, Padova, Roma, Trieste, Torino), **Indonesia** (LIPI), **Korea** (Pusan, Inha, Yonsei), **Netherlands** (Nikhef, Utrecht), **Pakistan** (CIIT-Islamabad), **Russia** (St. Petersburg), **Slovakia** (Kosice), **Thailand** (Suranaree, SLRI, TMEC), **UK** (Daresbury, Liverpool, RAL), **Ukraine** (Kharkov), **USA** (Austin, Berkeley)


Institute = participated in current ITS

# SPARES


# Readout – Inner and Middle/Outer Layers connections



**Inner layers stave**, 9 independent sensors (each read/drives its own data lines)




**Mid/Outer layers module**: 2 symmetric group of 1 master and 6 slave chips. Only the master accesses the data/control lines toward/from the outer world.




# Readout – copper links and available bandwidth


**Inner layers (0, 1, 2) staves:**  
9 masters for each stave



12 pairs Twinax copper assembly





Readout Unit



CRU



**Mid layers (3, 4) staves:** 8 modules per stave, 2 master each



28 copper pairs,  
400 Mb/s each



**Outer layers (5, 6) staves:** 14 modules per stave, 2 master each




# Readout – copper links and available bandwidth




Common Readout Unit (Counting Room)

Inner Layers



OR


Mid & Outer Layers




## Readout Unit

2 x 16 channel FPGA per half stave (only one used for inner layers)


VTRx




VTRx




VTTx




TRx



TRx




DRx12



Control

## Power Unit




Not mandatory for "baseline" (Pb-Pb @ 50 kHz) operations.

Independent to control system


Cables from power supply

# Readout – general scheme and data throughput






Data throughput 324 Gbit/s  
1008 electrical links

(184 DAQ optical links + n Trigger links)






# Impact parameter studies (ALICE ITS Upgrade)



- Current ALICE ITS
  - ✧ radial position of first layer: 39mm
  - ✧  $x/X_0$ : 1.14% per layer
  - ✧ spatial resolution ( $r$ -phi): 12  $\mu\text{m}$
- A) current ITS + L0:  $x/X_0 = 0.3\%$ , res.=4 $\mu\text{m}$ ;
- B) current ITS + L0:  $r = 22\text{mm}$ ,  $x/X_0 = 0.3\%$ ;
- C) current ITS + L0:  $r = 22\text{mm}$ ,  $x/X_0 = 0.3\%$ ;

ALICE ITS Upgrade CDR, CERN-LHCC-2012-12

Matching efficiency between the tracks reconstructed in the upgraded ITS and TPC for different values of event pile-up



*J. Phys. G (41) 087002*

The average event pile-up depends on the interaction rate and detector integration time


interaction rate 50 kHz

integration time: 4 – 30  $\mu\text{s}$

For 30  $\mu\text{s}$  integration time (worst case design):

$\langle \text{pile-up} \rangle = 1 \text{ central} + 1.5 \text{ min. bias}$

## MOMENTUM RESOLUTION





*J. Phys. G (41) 087002*

Transverse momentum resolution as function of  $p_t$  for primary charged pions for the upgraded ITS and current ITS. The results are shown for ITS standalone and ITS-TPC combined tracking.

# How integration time and pile-up affect performance

## ALICE ITS Upgrade



At 50 kHz Pb-Pb interaction rate


<pile-up> @ 20  $\mu$ s integration time: 1 central + 1 minimum bias

At 200 kHz pp interaction rate




<pile-up> @ 20  $\mu$ s integration time: 5 interaction

# FPC main characteristics



## Flexible Printed Circuit



- 2 layouts:
  - IB: 1x9 chips, Al
  - OB: 2x7 chips, Cu
- Metallised vias of 220  $\mu\text{m}$  diameter
- Two openings of 1x1 and 1x0.4  $\text{mm}^2$ , respectively, to “see” chip targets













# HIC assembly - aligned pad chips




# The soldering mask and ball transfer tool






# Installation



Independent insertion of the ITS Inner and Outer half barrels along the beampipe




# Mechanical Integration




# Mechanical Integration

## Installation of IB half-barrel



half-barrel are utilizes rollers fixed to the Cylindrical Structural Shell to slide along a rail system supported by the cage





# Mechanical Integration

