

LHC Injectors Upgrade

Beam Loss Monitoring & Observation

Status update on the development, installation and commission plans

Anastasios Kalogeropoulos, Maciej Kwłatkowski, Marcel Alsdorf, Stephen Jackson, William Vigano, Christos Zamantzas



12/06/2014



- General
 - Budget
 - Planning
- Installation
 - Crates
 - Detector positions
 - Cables
- Development
 - FPGA
 - FESA Server
 - Expert Application
- Summary





General



Budgetary Requirements

• Updated general cost breakdown up until 2019

LIU-PSB	2011	2012	2013	2014	2015	2016	2017	2018	TOTAL LIU (kCHF)
Ring (L2 position)			90						90
Injection & BI Line					52	49			101
Injection (observation)					110	37			147
Ring (L3 position)				50		123			173
Extraction					80	80			160
TOTAL LIU (kCHF)	0	0	90	50	242	289	0	0	671

Summary of differences on the updated general cost

DCD	original	updated	D:11		Budget Alloc	ation
PSB	(kCHF)	(kCHF)	Diff	cables	electronics	Detectors
Ring (L2 position)	90	90	0	LIU	CONS	spares
Injection & BI Line	65	101	36	LIU	CONS	spares
Injection (observation)	77	147	70	LIU	LIU	LIU (Diamond)
Ring (L3 position)	40	173	133	LIU	LIU	LIU (Flat IC)
Extraction	0	160	160	LIU	LIU	spares
TOTAL LIU (kCHF)	272	671	399			



General Planning

	Machine/Area	Channels	Documentation	Detectors	Electronics	Installation & Commissioning	Budget	Expected
	Ring (L2 position)	32	Complete	LHC-IC	Pre-series	On-track	Complete	LS1
	Injection & BI Line	18	Complete	LIC	Pre-series	Started	Complete	L4C
PSB	Injection (observ.)	8	Complete	Diamond	OASIS	Started	Complete	L4C
	Ring (L3 position)	32	Complete	FIC	Series	Not started	Complete	LS2
	Extraction	28	Complete	LHC-IC	Series	Not started	Complete	LS2

Plans for LS1 & LINAC4 Connection are clear and agreed

- Update of budget (times and amounts) is on-going.
- Will validate pre-series version of electronics with beam
 - Series production to be received towards the end of 2016
- Development of Firmware and Software will continue after LS1
 - FESA server, Threshold Management, Logging DB, Controls integration
- Additional cables and monitors could be installed during LINAC4 Connection
 - Add electronics in the surface when available.
- Diamond based system's acquisition electronics under study
 - Pursuit more actively after LS1
 - First version will be based on OASIS

christos.zamantzas@cern.ch





Status of the Installation





- PSB Ring: design complete
 - Prototype constructed by the CERN workshop
 - Production completed on Dec. 2013
 - Installed and checked for conformity
- PSB Injection: started
 - Design started Dec. 2013
 - First versions ready for both LIC and IC detector types
 - Decision/clarification needed which detector type to use



Detector Support – PSB Ring







- Very tight integration.
- Verified all locations; no interference / obstruction to other systems.






Position of the detectors

For periods:

- 8, 11 and 14 on the outside,
- 15 between the ring and the ejection line,
- all others on the inside of the ring.


Period	Position	Comment
1	Internal	
2	Internal	
3	Internal	
4	Internal	
5	Internal	
6	Internal	
7	Internal	BPM pickups
8	External	custom support
9	Internal	1230uSv
10	Internal	
11	External	custom support
12	Internal	
13	Internal	RF cavity
14	External	displaced due to ion pump
15	External	Ejection custom support
16	Internal	







Modification to the supports

- Ion pumps do not allow standard installation
- Detector is positioned further away from the beam line a few cm.








Custom support for period 15

- No space to add the detector on the inside of the ring
- ACEMs mounted on the same plate





christos.zamantzas@cern.ch

BLM Cable installation in PSB

- New cable (CKC50) production run on tight schedule:
 - Modification of the CKB50 specs
 - Completed and delivered on-time
- Re-installation in PSB 0
 - Conformity measured (developed a test-bench)
 - Completed on-time
- Patch-Cords
 - Several types needed (length and connector type)
 - Completed and tested





Signal and HV Patch-Cords



Signal Cables



HV Cables





Rack Installation



Rear View



Front View

• PSB Ring: completed

- Floor supports have been designed and installed
- Rack installed
- PSB Injection & Extraction: on-track
 - Floor supports have been designed and installed
 - Positions defined



Floor Support





Status of Development





- All prototypes verified and functional.
- Pre-Series production will need to cover needs till LS2.
- Tenders for the Acquisition and Mezzanine modules production sent.

Name	Acrony	Number of	2010	2011	2012	2013	2014	2016/7
Name	m	Components	Proto	type Devel	opment	Pre-S	eries	Series
Acquisition Module	BLEDP	1934	First Prototype (1 piece)	V1.0 (2 pieces)	V2.0 & V2.1 (3 pieces)	-	Production V3.0 (20 pieces)	Production V3.x (60-100 pieces)
Acquisition Backplane	BLEBP	1173	-	V1.0 (2 pieces)	V2.0 (1 piece)	Production V3.0 (7 pieces)	-	Production V3.0 (10-15 pieces)
Processing Mezzanine	BLEPM	210	-	V1.0 (1 pieces)	-	-	Production V2.0 (20 pieces)	Production V2.x (60-100 pieces)
Crate Main Panel	BLEMP	52	-	First Prototype (2 pieces)	V1.0 (2 pieces)	Production V2.0 (7 pieces)	-	Production V2.0 (10-15 pieces)
Crate Control Unit	BLECU	180	-	First Prototype (1 pieces)	Second Prototype (1 pieces)	Production V1.0 (7 pieces)	-	Production V1.0 (10-15 pieces)
Acquisition Crate	BLEAC	200	-	First Prototype (1 pieces)	V1.0 (2 pieces)	Production V2.0 (7 pieces)	-	Production V2.0 (10-15 pieces)
Crate Programmer	BLEJP	160	-	-	First Prototype (1 pieces)	Production V1.0 (7 pieces)	-	Production V1.0 (10-15 pieces)
High Voltage Distribution	BLEHV	100	-	-	-	Production V1.0 (7 pieces)	-	Production V1.0 (10-15 pieces)




- Production of the Acquisition (BLEDP) and Mezzanine (BLEPM) modules.
- Tenders for the Acquisition and Mezzanine modules production sent.
- Costs: BLEDP: ~60 KCHF, BLEPM: ~30 KCHF

Send Tenders
4 weeks
Deadline for offers
Send order
(production of pre-series) 9 weeks
Reception of pre-series
(verification of production quality) 2 weeks
Give OK/FAIL
(production of series) 7 weeks
Reception of series


















Stand-alone/Ethernet version




- Ethernet-based version of the system ready
- Very powerful for
 - verification,
 - commissioning and
 - fine observations


























Expert Application – Integrals

<u>\$</u>			BLMINJExpe	rtGUI2 (on cw	re-513-vml245.cern.	ch)						_ • ×
File Configuration Help											💽 🔻 RB/	A: no token
Host Selection P 0 ALL cfv-865-bim5 ▼ 1 AD 2 EAT1 Global Device 2 EAT1 3 EAT2 4 LHCIA	5 LHC18 10 LHCINDM 6 LHC2A 11 LHCPROE 7 LHC2B 12 MD1 8 LHC3 13 MD2 9 LHC4 14 MD3	2 16 M D5 2 17 M D6 2 18 NORM GPS 2	20 SFTPRO1 1 SFTPRO2 21 SFTPRO2 2 ZERO 22 STAGISO 3 MD6 23 TOF 2 ZERO 24 ZERO 3 MD6	2 5 ZEF	IRM GPS 4 7 ZERO RO 5 8 M D 6 FRR01 6 9 NORM GI	7 10 ZERO 8 11 SFTPRO1 PS 9 12 ZERO	10 13 SFTPR01 11 14 NORM GPS 12 15 ZER0	13 16 SFTPRO1 14 17 NORMGPS 15 18 ZERO	16 13 ZERO 17 20 18	19 21 22	23 24	
GD_F69823D4 S Devices DevFamily1 V B												
Acquisition Thresholds Capture	Evolution Setting Status	Combiner Diagnostics										
stamps					Thresholds							
Device DevFamily1		cycleStamp 1401972706865000000 ns			HW Thresholds			SW Th	resholds			
acqStamp		cycleName										
1.40197270686499994E18 ns		PSB.USER.ZERO			swinterlockCoun	ter		Numb	er of Loss Samples			
Card-Channel	History											
1 2 3 4 5 6 7 8	Size	25 +	V	Step 8 -		Select Cy	cle PSB.USER.ZERO	•	Absolute Time Relative Time			
1 2			10						k			•
2	Loss				Loss - Channel Plot	- PSB.USER.ZERO						
3 🖉	17825860 -											
4 🗹	17825850										-	
5	17825840						-					
6	17825830											
7	17825820											
8	17825810											
Loss Types												
1 2 3 4 5 6 All	17825800	14:51:10	14	:51:20	14:51	:30	14:51:40		14:51:50	1	4:52:00	,
	TEST PLOT Loss_RS1_CARD1_	CHANNEL1 Loss_RS1_CARD2_C	HANNEL1 Loss_RS1_CARD3_C	HANNEL1 Los	s_RS1_CARD4_CHANNEL1	e cursor						Time
					Stop							
												7



Expert Application – Capture





Expert Application – Interlocks

BLMINJExpertGUI2 (on cwe-513-vml245.cern.ch)	_ = ×
File Configuration Help	3A: no token
Host Selection (4) -865-bim5 (4) -7 - U428 (4) -7 - U428 (5) -7 - U428	
Acquisition Thresholds Capture Evolution Setting Status Combiner Diagnostics	
Interlocks CIBU status	
Hardware Interlocks	
Channel 1 Clear channel 1 Clear channel 2	
Software Interlock	
All Clear All	31 4 1 4 1 4 1 4 1
Software watchdog	
110 Time to interlock (ms)	
2400 Watchdog timeout (ms)	
Set watchdog timeout (ms)	
Stop	
	7



Expert Application – Diagnostics 1/2

c Control E </th
a65-bind v<
F6982301 0<
Image: Served Capue Exolution Setting Status Combiner Diagnostics squisition Thresholds Capue Exolution Status Combiner Diagnostics exait Analo SFPS Capue IL BLEPP IL BLEPP Misc Analog EDP E <td< td=""></td<>
Image Strees quisition Thresholds Capture Evolution Setting Status Combiner Diagnostics stream Analog SFPs Graph IL BLEPP Mis RAW Ended card1 Card2 Card3 Card4 Card5 Card6 Card7 Card8 VVersion 0x0214f00a 0x0214f00a 0x0214f00a 0x02014f0baf01 Ox00000000 Ox00000000 Ox00000000 Ox00000000 Ox00000000 Ox00000000 Ox00000000 Ox000000000000000000000000000000000000
Instantion Carding Status Combine Diagnostics start Analog SFPs Graph IL BLEDP IL BLEDP Male Kardi Cardis Card
Intrai Analog SFPs Graph IL BLEPP Misc RAW EDP EDP Card1 Card2 Card3 Card4 Card5 Card6 Card7 Card8 Version 0x0214f00a 0x0214f00a 0x0214f00a 0x0214f00a 0x0000000 0x00000000 0x00000000 0x00000000000000000000000000000000000
EDP Card1 Card2 Card3 Card4 Card5 Card6 Card7 Card7 Version 0x021470a 0x021470a 0x021470a 0x021470a 0x000000 0x0000000 0x0000000 0x00000000 0x00000000 0x00000000 0x00000000000000000000000000000000000
FieldName Card1 Card2 Card3 Card4 Card5 Card6 Card7 Card8 VVersion 0x0214f00a 0x0214f00a 0x0214f00a 0x0214f00a 0x0214f00a 0x0000000 0x00000000 0x00000000000000000000000000000000000
Warsion 0x0214f0a 0x0214f0a 0x0214f0a 0x0214f0a 0x0214f0a 0x0000000 0x00000000000000000000000000000000000
jp ID Oxac00001546bbfd01 Oxac00001546bbfd01 Oxac00001546bbfd01 Oxac000000000000000000000000000000000000
ab Address 100 100 100 0 0 0 0 0 amperature 28.63 °C 28.63 °C 28.63 °C 0 °C
emperature 28.63 °C 28.63 °C 28.63 °C 28.63 °C 0 °C <th< td=""></th<>
umidity 17.79 % 17.79 % 17.79 % 17.79 % 17.79 % 0 % 0 % 0 % 0 % 0 % Brieldhame Card1 Card2 Card3 Card4 Card5 Card6 Card7 Card8 Version 0x0214f10a 0x0214f10a 0x0214f10a 0x0214f10a 0x00000000000000000000000000000000000
FieldName Card1 Card2 Card3 Card4 Card5 Card6 Card7 Card8 WVersion 0x0214f10a 0x0214f10a 0x0214f10a 0x0214f10a 0x00000000000000000000000000000000000
Implipition 0xac00001546bbfd01 0xac00001546bbfd01 0xac00001546bbfd01 0xac00001546bbfd01 0x00000000000000000000000000000000000
Jumidity 18.35 % 18.35 % 18.35 % 0 % 0 % 0 % 0 %
A864x
FieldName Card1 Card2 Card3 Card4 Card5 Card6 Card7 Card8
Wersion 0x0214f20a 0x0214f20a 0x0214f20a 0x0214f20a 0x0214f20a 0x00000000 0x00000000 0x00000000
Viela Oxecure Oxecure




Expert Application – Diagnostics 1/2

<mark>8</mark> .								BLMI	NJExpe	rtGUI2 (o	n cwe-513-	vml245	.cern.ch)	_						~	-
e Configuration Help																					O	▼ RBA: n
ost Selection P 0 ALL		LHC1B	10 LH		15 MD4		20 SFTPRO1	1	SFTPRO			4 7	ZERO	7 10 ZERI		10 13 SFTPRO1		16 SFTPRO1	16 19 ZERO	19 21	23	
fv-865-blm5 👻 🕴 1 AD 2 EAST1		LHC2A LHC2B	11 LHI 12 MD		16 MD5 17 MD6		21 SFTPRO2 22 STAGISO	2	ZERO MD6		5 ZERO 6 SFTPRO1	5 8	ND6 NORMGPS	8 11 SFTI 9 12 ZERI		11 14 NORMGP 12 15 ZERO		17 NORMGPS 18 ZERO	17 20	22	24	
2 54(1)		LHC3	12 HD 13 MD		18 NORMO	PS	23 TOF		1006	•	6 SHIFKUI	• 2	NOKIGPS	P 12 200	,	12 15 2280	13	IO LEKU	10			
IODAI DEVICE 4 LHC1.		LHC4	14 M D		19 NORMH		24 ZERO															
iD_F69823D4 S																						
evices																						
DevFamily1 💌 🖪																						
миь																						
Acquisition Thresholds C	apture Evolut	ion Settin	g Statu	us Combin	ner Diagr	ostics																
General Analog SFPs G	raph IL BLEDF	IL BLEPT	Misc	RAW																		
LEDP SFP1																						
FieldName		Card1			Card2			Card3			Card4			Card5			Card6		Card7		Card8	
		Carui			Caruz			carus			- Caru4			Carus			Caruo		Caruz		Caruo	
Part Number Temperature	FT3A05D 10.97	4		T3A05D 0.97	4	6	FT3A05D 10.97	4	4	FT3A05D 10.97	6	4	0	6	4	0	6	6 0	6	4 0		a a
VCC	1584	6		584	6	6	1584	6	6	1584	6		0	6		0	6	6 0	6	4 0		
TX Power	225.6	4	4 22	25.6	6	6	225.6	6	4	225.6	4	4	0	6	6	0	4	& 0	6	۵ 0		6 6
RX Power	0	6	4 0		6	6	0	4	•	0	6		0	4		0	6	6 0	6	۵ 0		• •
X Bias	3040	6 6 6		040		4	3040	4 4	4	3040	•	4 4 4	0	6 6		0	4	4 0 4 4	4 4 4	4 0		• •
Varnings		6		4 4			4 4		.	6	4 4	4 4	6	6 6	4 4	• •	•	6 6	~ ~ ~	4 4	~ ~ ~	6 6
LEDP SFP2		LOSS_OF_SIGN	JAL																			
FieldName		Card1			Card2			Card3			Card4			Card5			Card6		Card7		Card8	
ierial Number	120512016		17	20512016			120512016			12051201												
Part Number	FT3401G			T3401G			FT3401G			FT3401G												
Temperature	0	6	4 0		6		0	6		0	٩	4	0	6	-	0	4	4 0	4	4 0		
VCC TX Power	0	6	<u>ର</u> 0 ର 0		6	6	0	4		0	4		0	6		0	4	<u>ର</u> 0 ର 0	4 4	<u>ର</u> 0 ର 0		
RX Power	0	6	4 0		6		0	6		0	6		0	6		0	6	6 0	6	4 0		6 6
TX Bias	0	6	& 0		6	6	0	6	6	0	4	4	0	6	6	0	6	& 0	6	۵ 0		6 6
																	-	!				
SLEPM SFP1																						
FieldName		Card1			Card2			Card3			Card4			Card5			Card6		Card7		Card8	
erial Number	130601016			30601016			130601016			13060101	6											
Part Number Femperature	FT3A05D 10.97	4		T3A05D 0.97	4	4	FT3A05D 10.97	٩	4	FT3A05D 10.97	6	4	Ω	6	6	0	6	4 0	6	4 0		• •
/CC	1584	6		584	6	6	1584	6	6	1584	6		0	4		0	6	6 0	6	4 0		
TX Power	225.6	6		25.6	4	4	225.6	4	4	225.6	4		0	6		0	4	4 0	6	4 0		
RX Power	0	6	4 0		6		0	6		0	4		0	6		0	6	& 0	6	s 0		• •
TX Bias	3040	6	4 30	040	4	6	3040	6	4	3040	6	4	0	6	6	0	4	6 0	4	4 0		• •
LEPM SFP2																						
		Counter			C	_	-	C 12			Count			C - und E			c					
FieldName jerial Number	130512016	Card1	1-	30512016	Card2		130512016	Card3		13051201	Card4			Card5			Card6		Card7		Card8	
art Number	FT3401G			T3401G			FT3401G			FT3401G	0											
emperature	0	6	4 0		6	6	0	6	•	0	6	٩	0	6	6	0	6	6 0	4	۵ 0	(• •
/cc	0	6	& 0		6	6	0	6	6	0	6	4	0	4	6	0	6	& 0	6	۵ ک		
TX Power	0	6	4 0		4	-	0	4		0	4		0	4		0	4	4 0	4	4 0		
RX Power FX Bias	0	6	4 0 4 0		6		0	4		0	4		0	6		0	6	4 0 4 0	4	4 0 4 0		<u> </u>
			•a U							· -			-				-	••• U		•a U		
											Stop											











- First part of PSB Ring system is complete
 - All detectors are installed
 - All cables and connections have been verified
- PCB production is on schedule
 - Pre-series to be delivered on Nov14
 - Series to be produced in 2016
- FPGA & FESA development advanced
 - Major functions in firmware and software available
 - Now testing complete measurement line (i.e. from acquisition to data publish)
 - Several functions to be developed (e.g. self-diagnostic, statuses, interlock)
- Next steps:
 - Logging database
 - Threshold management
 - Operational applications

