

#### Legal Discialmer

N THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMP OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVINDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLA IPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARR ITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUST

changes to specifications and product descriptions at any time, without notice.

- es, and figures specified are preliminary based on current expectations, and are subject to change without notice.
- , chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to c cations. Current characterized errata are available on request.
- nay contain information on products in the design phase of development. The information here is subject to change with
- not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserve all have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
- may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate he furnishing of documents and other materials and information does not provide any license, express or implied, by es such patents, trademarks, copyrights, or other intellectual property rights.
- tivity and some features may require you to purchase additional software, services or external hardware.
- n, Westmere, Sandy Bridge and other code names featured are used internally within Intel to identify products that are in cly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names rketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user
- ts and ratings are measured using specific computer systems and/or components and reflect the approximate performa sured by those tests. Any difference in system hardware or software design or configuration may affect actual performa
- Pentium, Xeon, Core and the Intel logo are trademarks of Intel Corporation in the United States and other countries.
- d brands may be claimed as the property of others.
- 3 Intel Corporation.

### **Risk Factors**

y's presentations contain forward-looking statements. All statements re not historical facts are subject to a number of risks and uncertaint I results may differ materially. Please refer to our most recent Earnings and our most recent Form 10-Q or 10-K filing available on our we bre information on the risk factors that could cause actual results to contain the could be contained to the country that the could be contained to the contained to the contained to the contained to the country that the could be contained to the contained to

rmance tests and ratings are measured using specific computer syster components and reflect the approximate performance of Intel produced by those tests. Any difference in system hardware or software of figuration may affect actual performance. Buyers should consult other of information to evaluate the performance of systems or componence considering purchasing. For more information on performance tests performance of Intel products, visit Intel Performance Benchmark ations (http://www.intel.com/performance/resources/limits.htm).

### Agenda

Intel HPC and Grid activities
Leading technology today
.... And tomorrow
Enabling Grid and beyond

#### Intel in the Grid

el is driving HPC technology and Network technology enables Clusters sters and Networks enable Grids el has direct involvement in the Grid area

#### Intel in High Performance Computing



Teraflops research



Leading performance, performance/watt

Dedicated, renowned expertise



Large scale clusters for test and optimization



Broad Stools portfol



Defined HPC application platform



Platform building blocks

A Long Term Commitment to HPC Solutions

#### Intel's Grid Activities

#### prototype Grid components

lify creation of portable Grid applications

Programming Environment (GPE)

Beans encapsulate application user

aces

les management and use of virtualized resources (CERN cooperation)


er development by the Unicore family pjects (FZ Juelich)


#### with Grid experts and users

pean—union funded R&D projects (UniGrids, GRID, SimDAT)


#### with ecosystem, standards bodies

Grid Forum (technical influence, board membership)






## Scaling technology forward



## Scaling technology forward



# Tick/Tock: Our Model for Sustained Microprocessor Leadership



el®

e TN

EW hitecture nm

06

#### Penryn

Compaction/ Derivative

45nm

2007

#### Nehalem

NEW
Microarchitecture
45nm

2008

#### Westmere

Compaction/
Derivative

32nm


Bri

Microard 32

Forecast

## Scaling Performance Forward


- ng Moore's Law Through eseeable Future
- aditional software
- C++) Intel software tools:
- once, generating optimized,
- code
- d Computing:
- sor Capacity, Memory Capacity, dth Capacity





Performance Forward To Multi & Many Core Solutions

# Throughput Computing: A Many Processor Architecture. LARRABEE



Larrabee is Intel's first many core processor

First Larrabee product targets ent graphics


Each core is a complete Intel prod

Efficient inter-block communication

# The Challenge Parallel Programming



Irregular Patterns, Data Structures and Algorithms



**Scale to Multi-Core Today** → Hard **Scale to Many-Core Tomorrow** → Hard



Increasing Cores
Vector Instructions
Cache and Interconnect Latency

## oday: Intel® Software Tools for Parallelism

chitectural Analysis

roduce Parallelism

nfidence / Correctness

timize / Tune












## esearch: Ct: A Throughput Programming Languag



Programmer Thinks Serially; Ct Exploits Parallelism

Core 4

Core 2

Core 3



## **Beyond: Cloud computing**

Yahoo create cloud-computing labs 28 17:22 Floud infrastructure for researchers will help the technology, according to the companies of Yahoo, in conjunction with academic and other institutions world, have announced the creation of a global, experimental the for cloud computing. The Cloud Computing Test Bed will prise of six 'Centers of Excellence', with the University of bana-Champaign (UIUC), the Karlsruhe Institute of in Germany and the Infocomm Development Authority of boining in with the three companies.

#### The next step

- Grid "grown up' academic / rese community (also because of EGE
- In the commercial areas "Cloud Computing" is of the big areas of development
- Intel is again end
   in this Area

### Summary

- ster of COTS HW important for Grids ore's Law Continues To Double Transistors Evenths
- re Core's, More Cache, More Memory, More Indwidth Delivers Performance
- el Software Tools Enable You To scale Performa ward
- el's leading technology enables Grids and we are vely contributing

## Have a successful conference

Putting it all together

HPC @ Intel