



ATLAS L1 Track Trigger for HL-LHC

Nikos Konstantinidis (University College London)




- ATLAS L0/L1 strategy and L1Track
- ATLAS Tracker upgrade (ITK) layout and readout plans
- Latency considerations for strips regional readout
- L1Track performance studies
- L1Track pattern recognition studies with the ITK layout
- Conclusions




Latency $< \sim 6\mu\text{s}$, L0A $\sim 1\text{MHz}$


Latency $\sim 24\mu\text{s}$, L1A $< \sim 200\text{-}400\text{kHz}$



- Phase-I L1Calo/L1Muon (possibly augmented by MDT trigger) adequate as L0 Trigger at Phase-II for reducing 40MHz to $\sim 1\text{MHz}$ without loss of interesting physics
- Tracking used only on L0 accepted events and optionally only in Regions of Interest (RoI)
- L0A not necessary to be used by all detectors




- The Pixel detector plans to do full readout at 1MHz (i.e. at L0A rate)
 - Provided the readout latency is low, additional flexibility for L1Track
 - So far, Pixel data have not been used in L1Track pattern recognition
- The Strip detector has already implemented the Regional Readout concept in the recently produced version of the front-end chip (ABC130)
 - We conservatively assume that we would read out 10% of strip modules at L0A





- Only a small fraction of the strip data are read out per L0A
 - Potential saving in services, power, material


$$\Delta\eta \times \Delta\phi = 0.2 \times 0.2, \Delta z = \pm 225 \text{ mm}$$



- Opening of RoI near the beam line to account for the spread in beam spot
- Central modules, closer to the beamline, more frequently inside RoIs





- Only a small fraction of the strip data are read out per L0A
 - Potential saving in services, power, material
- Plot shows the fraction of RoIs containing a given module
 - Assuming uniform distribution of RoIs






- Only a small fraction of the strip data are read out per L0A
 - Potential saving in services, power, material
- Plot shows the fraction of RoIs containing a given module
 - Assuming uniform distribution of RoIs







- ❖ R3(/L1) Data packets (~60bits, with 4(/3) clusters) are formed in each ABC130 and propagated through the daisy chain of chips to the HCC
- ❖ Dedicated lines from each HCC to EOS/GBT (default 160Mbps, considering 320Mbps)








- $\sim 24\mu\text{s}$ from L0A to L1A:
 - $\sim 6\mu\text{s}$ for regional (R3) data readout
 - $\sim 12\text{-}15\mu\text{s}$ for L1Track pattern recognition
 - $\sim 3\text{-}6\mu\text{s}$ for cable times and Global L1 processing and decision
- Discrete Event Simulation framework to study R3 data latency
 - Full modelling of on-detector readout: from arrival of R3 or L1A signal at front-ends to data packets leaving the HCC
 - No queuing after that point



- After R3 data are prioritised over L1 data at the HCC, latency target achieved in barrel
- More challenging in endcaps, due to longer daisy chains and higher occupancy
 - Requires 4 lines from FEs to HCC and 320Mbps lines on stave







- Emphasis on high signal efficiency
 - Target signal efficiency = $\sim 95\%$ or above
- No need for very high rate reduction to go from 1MHz to a few hundred kHz
 - Target background rejection = ~ 5
- Next few slides show performance results using MC true charged particles or offline reconstructed tracks, with some smearing to emulate the expected resolution of L1Track




- Majority of L1_MU20 triggers are from real, low- p_T muons
- L1Track tracks sharpen the L1Muon thresholds
- Factor ~ 4 reduction for L1_MU20 RoIs from real muons, more rejection for fake RoIs






- Using offline reconstructed tracks in events with $3e34$ pile-up
- For 96% signal ($W \rightarrow e\nu$) efficiency, rejection factor ~ 5 when matching a $p_T > 10\text{GeV}$ track to the Run-1 L2Calo cluster
 - Run 1 L2Calo emulating L1Calo at HL-LHC
- Minimal impact from track smearing (emulate expected L1Track resolution)





Signal: single-prong hadronic taus with $p_T > 20 \text{ GeV}$ from $H \rightarrow \tau\tau$ ($m_H = 120 \text{ GeV}$)

Used offline tracks, smeared to emulate L1Track performance





- Preliminary results with “FTK-style” of pattern recognition
- Pattern banks generated using $O(100M)$ muons in a small region of the detector:
 - $\eta: [0.1, 0.3]$; $\phi: [0.3, 0.5]$; $p_T: [4, 400] \text{ GeV}$; $|z_0| < 250 \text{ mm}$; $|d_0| < 2 \text{ mm}$
- Using only Strip layers
 - maximum 10 hits (layers) per track
- Efficiency studied with independent sample of muons
- Fake pattern rate investigated in min-bias events with pile-up
 - $\mu=160$ (of inelastic min-bias collisions)

	5 layers	8 layers		10 layers	
SS width	4/5 ($\epsilon_\mu > 99\%$)	6/8 ($\epsilon_\mu > 99\%$)	7/8 ($\epsilon_\mu \sim 96\%$)	8/10 ($\epsilon_\mu > 99\%$)	9/10 ($\epsilon_\mu \sim 94\%$)
32	54 (2.3M)				
64	187 (0.7M)	198 (2.7M)	16 (2.7M)		
128	537 (0.2M)	669 (0.8M)	151 (0.8M)	255 (1.3M)	36 (1.3M)

- Signal inefficiencies due to gaps between wafers
 - Ongoing work in the ATLAS tracker community to halve the size of these gaps and correspondingly the above inefficiencies will be halved
- Pattern bank sizes (in red) look achievable in an upgraded version of the FTK AM chips
 - Size can be optimized further with the “variable SS width” approach
- Number of patterns to be propagated to the track fitting stage (in blue) also achievable
 - Most are fakes; to be dropped at track fitting stage



- Rate of multi-jet triggers dominated by coincidences
 - Use L1Track to ensure jets are coming from the same z-position
- Use jets from the same z-position to define some kind of jet-based missing E_T , to mitigate pile-up effects
- Use Pixel layers for electron triggers (before electrons brem and before photons convert) and/or for b-jets
- A lot more to do in terms of the pattern recognition and performance studies, the latency of the pattern recognition hardware and the overall system design



- ATLAS constraints of $L1A < \sim 400\text{kHz}$ and $L1 \text{ Latency} < \sim 30\mu\text{s}$ make the L0/L1 optimal/necessary and the use of RoI-based L1Track possible
 - L0/L1 approach with Regional Strip detector readout gives flexibility
 - Full Pixel readout at 1MHz may add flexibility, but not used yet
- Full discrete event simulation shows that R3 data latency of $6\mu\text{s}$ is achievable
- Studies with (smeared) MC charged particles or offline tracks indicate that rate reduction factors of ~ 5 are achievable for signal efficiencies $\sim 95\%$
- First pattern recognition results, using Strips only, indicate that the FTK concept may work well also for L1Track at HL-LHC