## New Technological Capabilities at CNM

Wednesday 19 November 2014 16:05 (20 minutes)

In this talk, we will present some technological capabilities that could be of interest for the RD50 community. In this sense, the first results from new PiN diodes integrated on 6-inch N-silicon wafers will be shown. To perform this 6-inch technological process we have upgraded the standard CNM 4-inch process to the new wafer size. Additionally, we will describe the works performed to increase the layout edition capabilities to achieve a full-sensor automatic layout generation using Python. Finally, we will present a description of the technological and electrical characterization resources for silicon detectors at our labs, in particular we will explain our Reverse Engineering procedures that allow a deeper insight on the physical and geometrical properties of the fabricated devices.

Author: Dr FLORES, David (Instituto de Microelectronica de Barcelona (IMB-CNM-CSIC))

**Co-authors:** Dr QUIRION, David (Instituto de Microelectronica de Barcelona (IMB-CNM-CSIC)); Dr PELLE-GRINI, Giulio (Instituto de Microelectronica de Barcelona (IMB-CNM-CSIC)); Dr ULLAN COMES, Miguel (Instituto de Fisica Corpuscular (ES)); Dr FERNANDEZ-MARTINEZ, Pablo (Instituto de Microelectronica de Barcelona (IMB-CNM-CSIC)); Dr HIDALGO, Salvador (Instituto de Microelectronica de Barcelona (IMB-CNM-CSIC)); Dr GRECO, Virginia (Instituto de Microelectronica de Barcelona (IMB-CNM-CSIC))

Presenter: Dr FLORES, David (Instituto de Microelectronica de Barcelona (IMB-CNM-CSIC))

Session Classification: Segmented Sensors, Test Beams and Detector Systems