Study of Low-dose Radiation Resistance of Sidewall Passivation on p-type SCP Devices

Z. Galloway, V. Fadeyev, H.F.-W. Sadrozinski Santa Cruz Institute for Particle Physics Santa Cruz, USA

M. Christophersen, Bernard F. Phlips U.S. Naval Research Laboratory, Code 7654, Washington, DC, USA

G. Pellegrini, J.M. Rafí Centro Nacional de Microelectrónica IMB-CNM-CSIC, Barcelona, Spain

D. Lynn, J. Kierstead Physics Dept., Brookhaven National Laboratory, Upton, NY, USA

S. Seidel, M. Hoeferkamp Dept. of Physics and Astronomy, Univ. of New Mexico, Albuquerque, NM, USA












Introduction


- We have seen that for n-type bulk devices the SCP method works well. In part, this is due to the evolution of (positive) interface charge (between commonly used passivants and silicon) with fluence.
- For p-type bulk devices we have to use alumina (Al2O3) that creates a negative interface charge with silicon.
 - We saw ambiguous results for low fluences in the past.
 - We used MOS capacitors with alumina to directly measure the charge development with fluence (G. Pellegrini's report at the last RD50 meeting). {next 2 slides}
- We wanted to apply the lessons learned to the SCP devices.

CV results from Gamma Irradiation

$$N_{eff} = \frac{C_{ox}}{qA} \left(\phi_{ms} - V_{fb} \right) \quad \phi_{m_Al} = 4.25 \ eV$$



CV results from Proton Irradiation



positive charge trapping in process 1 Al₂O₃

gamma-radiation-hardness in process 2 Al₂O₃ with PMA

SCP processing

- As a follow-up test, we took ATLAS12 strip sensors and applied SCP processing: scribing, cleaving, passivation.
- Extra passivation options were explored, due to the relative ease of postprocessing.
- The total of 5 processing option were implemented:
 - Standard passivation option, where the ALD deposition of alumina was done ASAP after cleaving to avoid the native oxide formation in the air.
 - Modified processing, where a wet etch was applied to remove the native oxide before the alumina deposition.
 - "nanostack" of Si Nitride (2-4 nm thick) covered by alumina, to exacerbate the possible native oxide effect (addition of wrong charge).
 - "nanostack" of Si Oxide (2-4 nm thick) covered by alumina, to exacerbate the possible native oxide effect (addition of wrong charge).
 - Si surface with F-type passivation, as an extreme case. This is highly unlikely to work. Based on prior studies, we need H-type.


5 sample groups, with 2 devices per group:

2 Treated with Si-F, 2 Treated with SiNx/Al2O3, 2 Treated with SiOx/Al2O3, 2 "Old" Treatment, 2 "Like-CNM" Treatment


| Group | Sample | Distances from GR to edge (corner/middle/corner) |
|-------|---|--|
| 1 | Standard Processing Piece 1 | 57/38/29 |
| 1 | Standard Processing Piece 2 | 61/43/38 |
| 2 | Modified (+wet etch) Processing Piece 1 | 56/33/24 |
| 2 | Modified (+wet etch) Processing Piece 2 | 66/36/24 |
| 3 | SiNx/Al2O3 Piece 1 | 71/51/49 |
| 3 | SiNx/Al2O3 Piece 2 | 71/72/66 |
| 4 | SiOx/Al2O3 Piece 1 | 81/70/53 |
| 4 | SiOx/Al2O3 Piece 2 | 96/95/80 |
| 5 | Si-F Piece 1 | 71/51/13 |
| 5 | Si-F Piece 2 | 74/55/33 |

Pictures


All cuts look very similar, Si-F Piece 1 is shown




The sensors were irradiated at BNL Co-60 sources with repeated measurements after each dose.




Group 1: "Old processing"




Group 2: "Like CNM"




Group 3: SiNx/Al2O3



Group 4: SiOx/Al2O3




Group 5: Si with F-termination



Current at 200 V as a function of dose

| Sensor group | Processing type | |
|--------------|-------------------------|--|
| Group 1 | Standard, with Al2O3 | |
| Group 2 | Standard+etching, Al2O3 | |
| Group 3 | SiNx/Al2O3 | |
| Group 4 | SiOx/Al2O3 | |



Conclusions

- There is a variance in the performance at low doses. However, sensors from group 1 ("old processing") and group 2 ("like CNM") clearly have much lower currents than the rest above 1.2 Mrad dose.
- The devices with nitride and oxide layers are not rad-hard.
- The best performing device (with lowest current) at 12 Mrad is from group 2.
- We have confirmed that the modified device processing, which was used in the MOS capacitors study, promises the best performance.

Acknowledgements


We would like to thank the Institute for Nanoscience (NSI) at the Naval Research Laboratory (NRL) and the NSI staff members.

This work was funded in part by the Office of Navy Research (ONR).

The work at SCIPP was supported by Department of Energy, grant DE-FG02-13ER41983.

This work has been partially financed by the Spanish Ministry of Education and Science through the Particle Physics National Program FPA2012-39055-C02-02 and co-financed with FEDER funds.

Observation on proton-irradiated SCP p-type planar devices





Leakage currents do not scale with fluence low fluence (< 1x10¹⁴): reduced edge performance high fluence (>1x10¹⁴): resistive edge