

MARTINO FERRARI

on behalf of BE-BI-SW

CHALLENGES AND CONSTRAINTS FOR BI/SW

16.10.2014


BIDAY


OUTLINE

- 1. Who we are
- 2. Accelerator Control System overview
- 3. What we do
 - 3.1. Custom board and driver
 - 3.2. Front End Computer
 - 3.3. FESA overview
 - 3.4. FESA development
 - 3.5. Expert applications and other tools
- 4. Constraints
- 5. Conclusions



WHO WE ARE






WHO WE ARE


The **BE-BI Software Section** provides all the software necessary to develop, test, diagnose and maintain the different instruments produced by the Group.

We provide tools to allow other people to work (operators/hardware experts)


ACCELERATOR CONTROL SYSTEM




ACCELERATOR CONTROL SYSTEM




ACCELERATOR CONTROL SYSTEM




WHAT WE DO



A CUSTOM BOARD AND ITS DRIVER



A CUSTOM BOARD AND ITS DRIVER




A CUSTOM BOARD AND ITS DRIVER


- 1. Getting your specifications
- 2. Defining the memory registers in the Control DB
- 3. Generating the driver with ENCORE
- 4. Testing it!

		The state of the s	100				
Global Status	0x000c	30 2258	32	Global status bits	R	32	T.B.D.
Global Reset	0x0000	867	32	Command for global reset (in parallel with VME SYSRESET)	W	Θ	
Гrig	0×0000	99C	32	Software trigger, can be used to start the motor movement and/or the ADC acquisition	W	Θ	
Clock Selection	0x0000	0x0010	32	Select the global clock source	R/W	1	0 == External 1 == Internal
nternal Clock Divider	0×0000	0x0014	32	The internal clock frequency is equal to 1 MHz divided by the content of this register (plus 1). The clock (internal or external) is used to clock the ADC sampling and to generate the control gate pulses for the preamplifier.	R/W	20	0 - 0x1FFFFF (1 MHz - 0.48 Hz)
External clock delay	0x0000	0x0018	32	The external clock pulse can be delayed by putting a non zero value in this register. Delay [ns]= reg*40	R/W	32	0 - 0xFFFFFFF

FRONT END COMPUTER




F.E.C.



F.E.C.

Control DB configuration

• System configuration



F.E.C.

Control DB configuration

• System configuration

```
#*****************************
# $Id: transfer.ref,v 1.21 2013/10/23 13:19:30 anag Exp $
# WARNING: File generated from database. Can be overwritten at any time
            cfv-865-bidev6
# Host
      ss lun module-type
                               vendor device
                                                   subdev
           0 CTRP
                                             10b5
                                                    9030
                                10dc
                                      0300
   ln mln bus mtno module-type
                                  lu W AM DPsz basaddr1
                                                        rangel W AM DPsz basa
                                   0 N -- DP16
        0 PCI 502 CTRP
        0 VME 2279 MEN-A20
                                   0 N -- DP16
        0 VME 2408 BI_ADCSTEP
                                   0 N ST DP32
                                                        100000 N -- ---
#+#
#% mkdir -p /nfs/cs-ccr-nfs6/vol21; /bin/mount -o intr,rsize=8192,wsize=8192 cs-ccr-nfs6:/vol21 /nfs/cs-ccr-nfs6/vol21
```


```
# Restore DataTable for GM equipment
#% dtrest >/dev/con 2>&1

# Install data used by ioconfig library
#% ioconfigInstall >/dev/con 2>&1

#% cd /usr/local/drivers/ctr; ctrinstall
##% cd /usr/local/drivers/bi_adc36; install_bi_adc36.sh
#% cd /usr/local/drivers/bi_adcstep; install_bi_adcstep.sh
```

FESA


How does it work?





SPECIFICATIONS

SPECIFICATIONS

Hardware specifications










SPECIFICATIONS


Hardware specifications








Functional specifications




FESA CLASS DEVELOPMENT WORKFLOW




FESA CLASS DEVELOPMENT WORKFLOW


- Design
 - Expert level
 - Operational level
- Development
- Deployment and testing




BI CLIENTS AND TOOLS











BI GENERIC APPLICATIONS


BI GENERIC APPLICATIONS




BI GENERIC APPLICATIONS





MathStub





BXSCINTS.xml									
Data			File						
BXSCINT_1000	hv: -2,00	counts:	000866						
BXSCINT_1001	hv: -1,74	counts:	000591						
BXSCINT_1002	hv: -1,80	counts:	001938						
BXSCINT_1003	hv: -1,80	counts:	000000						
BXSCINT_0100	hv: -1,76	counts:	000000						
BXSCINT_0101	hv: -1,96	counts:	000000						
BXSCINT_0102	hv: -1,75	counts:	000000						
BXSCINT_0103	hv: -1,82	counts:	000001						
BXSCINT_0104	hv: -1,92	counts:	000000						
BXSCINT_0200	hv: -1,99	counts:	000031						
BXSCINT_0201	hv: -1,75	counts:	000000						
BXSCINT_0202	hv: -0,11	counts:	000000						
BXSCINT_0203	hv: -1,81	counts:	000001						
BXSCINT_0204	hv: -0,11	counts:	000000						








Tools and languages



- Tools and languages
- Version and updates



- Tools and languages
- Version and updates
- Hardware platforms



- Tools and languages
- Version and updates
- Hardware platform
- Dependence on the ACS



- Tools and languages
- Version and updates
- Hardware platform
- Dependence on the ACS


We can not do whatever we want (or you want)

SOME NUMBERS FOR BI FESA CLASSES

More than 100 FESA classes

All FESA 2 classes under updating to FESA 3

~ 250 FECs under our responsibility more than 100 Expert Applications and Tools



Challenges

Multitude of devices


Multiple infrastructures

Under developing specifications


Operational and Expert needs

Constraints

Hardware maintenance
Software maintenance
Software and Hardware migration
Tools and dependencies



THANK YOU FOR YOUR ATTENTION



ANY QUESTIONS?