

Timepix readout

Michael Lupberger
University of Bonn

AIDA Final Meeting

December 10 2014, CERN

Subtask 9.2.3 (CEA, Bonn, NIKHEF):
Common **readout systems** for gaseous detectors.
Auxiliary electronics for the read-out of
pixellated front-end chips, aimed at highly granular pixel
read-out of **gas detectors**, are to be developed.

Subtask 9.2.3 (CEA, Bonn NIKHEF):

Common **readout systems** for gaseous detectors.

Auxiliary electronics for the read-out of

pixellated front-end chips aimed at highly granular pixel read-out of **gas detectors**, are to be developed.



```
graph TD; A["pixellated front-end chips"] --> B["Timepix chip"]
```

Timepix chip

Subtask 9.2.3 (CEA, Bonn, NIKHEF):
Common **readout systems** for gaseous detectors.
Auxiliary electronics for the read-out of
pixellated front-end chips, aimed at highly granular pixel
read-out of **gas detectors**, are to be developed.



Scalable Readout System (SRS)

Subtask 9.2.3 (CEA, Bonn, **NIKHEF**):

Common **readout systems** for gaseous detectors.

Auxiliary electronics for the read-out of

pixellated front-end chips aimed at highly granular pixel read-out of **gas detectors**, are to be developed.



Timepix3 chip

Subtask 9.2.3 (CEA, Bonn, **NIKHEF**):

Common **readout systems** for gaseous detectors.



Auxiliary electronics for the read-out of **pixellated front-end chips**, aimed at highly granular pixel read-out of **gas detectors**, are to be developed.




Speedy Pixel Detector Readout (SPIDR)

- *Introduction*
- Timepix Readout
 - Chip
 - SRS
 - Implementation
- Timepix3 Readout
 - Chip
 - SPIDR
 - Implementation
- Summary and Outlook


- Universal readout chip
- Properties:
 - Active surface: $1.4 \times 1.4 \text{ cm}^2$
 - Pixel size $55 \times 55 \mu\text{m}^2$ on 256×256 array
 - 14 bit counter in each pixel (ToA or ToT)
 - Noise threshold $\sim 500e^-$ (ENC $\approx 90e^-$)
 - Frame based readout (1 Mbit of data)
- Challenges for the readout (2011):
 - (Available) for only up to 8 chips, no scalability
 - Slow readout speed






Prototpye system from Mainz


- Developed within RD51 (OpenSource)
- Provides common hard- and firmware
 - Uses cheap standard components
 - **User part: chip carrier, adapter card, FPGA firmware**




Implementation in SRS

- Single Timepix or Octoboard
- Intermediate board
- A type adapter card
- SRS FEC with Virtex5/6 FPGA
- Ethernet to PC










System verification at DESY testbeam 2013

Timepix readout at CAST 2014 run period




160 Timepix chip detector testbeam in February 2015

- Available since September 2013

	Timepix	Timepix3
Pixel matrix		256 x 256
Pixel size		55 μm x 55 μm
Technology	250 nm CMOS	130nm CMOS
Readout	1. Frame based	1. Data driven 2. Frame based
Zero suppression	no	yes
Acquisition modes	1. Charge (TOT) 2. Time (TOA) 3. Event counting	1. TOT and TOA 2. TOA 3. Event counting and TOT

- Challenges for readout
 - Not available
 - High data rate: 5.12 Gbit/s

- Speedy Pixel Detector Readout
- Based on Xilinx evaluation board (Virtex7 FPGA)
- 10 Gbit/s Ethernet
- Timepix3/Medipix3 adapter card on FMC connector
- Software library



From X. Llopart, ESE Seminar



- NIKHEF Timepix3 adapter board
- CERN Timepix3 chip carrier and adapter board to FMC



From X. Llopart, ESE Seminar



Timepix3 → LHCb VeloPix



Device under Test (DuT)


SPIDR

motion stages

mechanics (CERN)




Timepix3 telescope, Timepix3 as DUT, 4 SPIDR readouts



July 2014: testbeam at PS

- Dedicated board with FPGA, FMC plug, 10Gbit/s and 1 Gbit/s Ethernet
- Prototype finished, 3 boards in production



- MS 41: Intermediate state (Month 23) ✓
- D9: Deliverable (Month 40) ✓
- Estimated indicative person-months: 27 ✓
- AIDA financial contribution as requested ✓
- Financial contribution from institutes as required ✓

- Subtask 9.2.3 successfully finished
- Readout for two pixellated front-end chips:
 - Timepix: small system on Xilinx evaluation board
integration in SRS for larger systems
 - Timepix3: SPIDR on Xilinx evaluation board
compact SPIDR on small dedicated PCB
- Demonstration of readout in testbeam
- Systems are used in experiments
- Advancements ongoing

People in Subtask 9.2.3:

- NIKHEF: Nigel Hessey, Martin van Beuzekom, Jan Visser, Bas van der Heijden
- CEA Saclay: David Attié, Paul Colas
- Uni Bonn: Klaus Desch, Jochen Kaminski, Michael Lupberger