Performance of the cold powered diodes and diode leads in the main magnets of the LHC

G.P. Willering and C. Giloux

Acknowledgment
In the past 25 years many persons have been involved in the design, production, testing, consolition, and quality assurance of the diodes in the LHC.
Contents

• Cold diode bypass circuit for main LHC magnets
• Diode stack design
• Diode wafer performance
• Diode leads performance
• Conclusions
Cold diode bypass protection circuit for main LHC magnets

**Superconducting magnet operation**
- Diode bypass not used, switch closed.

**Magnet quench**
- Quench heaters fired, magnet becomes resistive
- Diode bypass takes all current
- Circuit Energy Extraction switch opening
- Exponential current decay in the circuit and in the diode parallel to quenched magnets.

**LHC main magnet circuit characteristics**

<table>
<thead>
<tr>
<th></th>
<th>Dipole</th>
<th>Quadrupole</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of magnets in series</td>
<td>154</td>
<td>47 or 51</td>
</tr>
<tr>
<td>Circuit length</td>
<td>About 3 km</td>
<td>About 3 km</td>
</tr>
<tr>
<td>$I_{\text{Design}}$ and $\tau_{\text{design}}$</td>
<td>13 kA, 120 s</td>
<td>13 kA, 50 s</td>
</tr>
<tr>
<td>$I$ and $\tau$ at 6.5 TeV</td>
<td>11 kA, 100 s</td>
<td>9.9 – 10.4 kA, 30 s</td>
</tr>
<tr>
<td>Energy deposition</td>
<td>1.7 MJ</td>
<td>0.72 MJ</td>
</tr>
</tbody>
</table>

**Design current profile for diode stacks**

![Diagram of LHC main magnet circuit]
Diode stack

Components

- Half-Moon
- Bus bar
- Washers apply constant 40 kN pressure
- Heat sink
- Diode pack
- Heat sink

Dipole diode stack

Focus in this presentation:
- Diode wafer
- Contact resistance of bolted and clamped contacts
**Time line**

- **2001**: ENEA acceptance tests
- **2003**: CERN special tests
- **2005**: LHC quench tests
- **2007**: Diode working group
- **2009**: CERN SM18 special tests
- **2011**: CSCM tests (20 K, RB circuit)
- **2013**: Long shutdown 1
- **2015**: CSCM tests (20 K, RB circuit)

Half Moon contacts in about 200 stacks redone with updated procedure

- Diode bypasses of all dipole diodes qualified at high current.
- All contact resistances measured direct or indirect.
- All quadrupole busbar-busbar connections redone

**Graph**

- **CSCM 2 kA**
- **CSCM 5 kA**
- **CSCM 7 kA**
- **CSCM 8 kA**
- **CSCM 10 kA**
- **CSCM 11.1 kA**

**Legend**

- **Acceptance test RB**
- **Acceptance test RQ**

30 June 2015

G.P. Willering, CEC-ICMC 2015, C2OrF-02
Performance of:

1. Diode wafer
2. Diode-heatsink contact
3. Heatsink-busbar contact
4a. Dipole busbar to busbar contact
4b. Quadrupole busbar to busbar contact
Diode wafer performance

- 2.3 % in acceptance tests (2001 - 2005) rejected due to $V_f$ failures and $V_r$
- No failures seen in all qualification and special tests of the diode wafer.
- No failures during special tests nor in > 800 quenches of LHC dipole magnets in 2014-15

- Temperature calculated during all CSCM discharges at 1 kA
Diode wafer performance

Interesting feature during CSCM test at a current of 400 A (3 % of nominal current).

- Sudden dip in the voltage just after the start of conduction.
- Return to nominal voltage after about 10 s.
- Very repeatable and occurring in about 13 % of the tested diodes.
- Explained by local start of conduction, followed by quick local heating, followed by conduction of the full diode.
Performance of:

1. Diode wafer
2. Diode-heatsink contact
3. Heatsink-busbar contact
4a. Dipole busbar to busbar contact
4b. Quadrupole busbar to busbar contact
Diode to heat sink contact

- Clamped contact Ni-coated to Ni-coated Cu parts.
- Since 2010 resistance jumps and very high resistances have been measured, nominal is below 5 $\mu\Omega$, a high value of more than an order of magnitude has been seen many times.
- Many special tests focusing on this contact have been performed, not a single test has shown any negative effect on diode functioning or overheating of any part.
Diode to heat sink contact

Current during different tests in black
Resistance of the contact in colours.

Resistance during further pulses at 6 kA
Resistance decrease when using high-current pulses with high energy.

Good until pulse at 5 kA
Diode to heat sink contact

- Largest statistics before and after the CSCM test in 154 dipole diodes in 2013 and 2015
- The CSCM cycles increase the resistance.
- The long shutdown has a positive effect on the resistance of the leads, which is thought to be linked to diode-heatsink contact.

<table>
<thead>
<tr>
<th></th>
<th>Resistance (µΩ)</th>
<th>Temperature (K), Current (kA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>B20R2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B15R2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B12L3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Cyclic effect.
- Reason has never been fully explained, probably due to Ni-O layer and diffusion processes.
Performance of:

1. Diode wafer
2. Diode-heatsink contact
3. Heatsink-busbar contact
   4a. Dipole busbar to busbar contact
   4b. Quadrupole busbar to busbar contact
Some contacts have been measured during special investigation tests. 3-screw bolted contact was part of some concern.

These contacts have been measured directly for the quadrupole stacks in the LHC during the Long Shutdown in 2013-14.

7 Quadrupole stacks have been extracted to redo these connections because of resistance above spec of 2 $\mu\Omega$, one having a critical resistance of 58 $\mu\Omega$.
Performance of:

1. Diode wafer
2. Diode-heatsink contact
3. Heatsink-busbar contact
4a. Dipole busbar to busbar contact
4b. Quadrupole busbar to busbar contact
Dipole busbar to busbar contact

- Historic problem: in 2003 the contacts in about 200 stacks were redone due to excessive resistance of up to 600 µΩ.
- New procedure applied since then with a resistance of below the acceptance limit of 2 µΩ.
- During LS1 in 2014, one diode stack had half-moon resistances of 90 and 210 µΩ.

CSCM test has after consolidation fully qualified the dipole circuit, including this contact up to 6.5 TeV operation (11.1 kA)

Modeling
12 kA, \( \tau = 100 \text{ s} \)
\( R_{HM} = 15 \mu\Omega \)
Adiabatic conditions
\( T_{\text{max}} = 500 \text{ K} \)

Courtesy Z. Charifoulline

A. Verweij and Z. Charifoulline, "Hot spot temperatures in the MB and MQ diode stacks (comsol simulations)," CERN internal note, to be published, 2015.
Performance of:
1. Diode wafer
2. Diode-heatsink contact
3. Heatsink-busbar contact
4a. Dipole busbar to busbar contact
4b. Quadrupole busbar to busbar contact
Quadrupole heat sink to bus bar contact

- Investigations triggered by quench tests in 2011 showed that this contact was mechanically underdesigned.
- All contacts redone in 2013-2014 consolidation.
- Before consolidation up to 26 µΩ, after consolidation resistance all below 1.5 µΩ, with a criterion of 2 µΩ

Consolidated design

Spring washer
Washer-plate
Connection plate
Back-plate
Conclusions

- No performance issues of the 2024 diode wafers protecting the LHC main diodes have been discovered between acceptance test starting in 2001 and now.

- Detailed measurement of all contact resistance during the Long LHC Shutdown revealed a few critical issues.

- Quality control with detailed contact resistance measurements in 392 Quadrupole diode stacks proved the quality of contacts after consolidation.

- Full discharge tests at 20 K in all dipole circuits qualified all 1232 dipole diode stacks.

We have now strong confidence in the protection of the LHC magnets in operating conditions.
Transnational Access Facility
MagNet@CERN

You can make use of the CERN-SM18 test facility infrastructures.

Apply for EUCARD² TransNationalAccess (TNA) CERN extended access to SM18 test facility infrastructures to test superconducting magnets and/or specific low temperature instrumentation.

Available test facilities
- Cryocooler
- Large liquid nitrogen cryostat
- Distribution feed box 4.5 K to 80 K at 3 g/s.
- Vertical cryostats for magnet and diodes test at 1.9 to 4.3 K.
- Horizontal test benches for main LHC magnets at 1.9 to 4.3 K.

More information
Gerard Willering (present at CEC-ICMC, Gerard.Willering@cern.ch)
Christian Giloux (present at CEC-ICMC, Christian.Giloux@cern.ch)
Marta Bajko (EUCARD² TransNationalAccess coordinator for SM18 test facilities, Marta.Bajko@cern.ch)