# Porting Reconstruction Algorithms to the Cell Broadband Engine

S. Gorbunov<sup>1</sup>, U. Kebschull<sup>1</sup>, <u>I. Kisel<sup>1,2</sup></u>, V. Lindenstruth<sup>1</sup>, W.F.J. Müller<sup>2</sup>

<sup>1</sup>Kirchhoff Institute for Physics, University of Heidelberg, Germany <sup>2</sup>Gesellschaft für Schwerionenforschung mbH, Darmstadt, Germany

> ACAT08, Erice, Sicily November 3-7, 2008

## CBM Experiment (FAIR/GSI): Tracking Challenge

- future heavy ion experiment
- ~ 1000 charged particles/collision
- 10<sup>7</sup> Au+Au collisions/sec
- inhomogeneous magnetic field
- double-sided strip detectors



ix true X fake



Chamber		1	2	3	4	5	6	7	8
	true	126	133	169	179	175	185	165	153
Min. bias	fake	4	4	0	0	650	606	395	257
	total	130	137	169	179	825	791	560	410
	$\operatorname{true}$	588	615	775	821	803	805	760	696
Central	fake	18	18	2	2	5095	4158	3014	1953
	total	606	636	777	823	5898	4963	3774	2649

Processing time per event increased from 1 sec to 5 min for double-sided strip detectors with 85% of fake space points !



Modern (Pentium, AMD, PowerPC, ...) CPUs have vector units operating 2 d.p. or 4 s.p. scalars in one go ! SIMD = Single Instruction Multiple Data

06 November 2008, ACAT08, Erice

### **Cell Processor: Supercomputer-on-a-Chip**

#### Power Processor Element (PPE): Synergistic Processor Elements General Purpose, 64-bit RISC (SPE): Processor (PowerPC AS 2.0) •8 per chip 2-Way Hardware Multithreaded 128-bit wide SIMD Units L1: 32KB I; 32KB D Integer and Floating Point capable L2 : 512KB 256KB Local Store •Up to 25.6 GF/s per SPE --- Coherent load/store VMX 200GF/s total \* Interrupt SPE SPE SPE SPE •3.2 GHz Controller \* At clock speed of 3.2GHz Local Store Local Store Local Store Local Store System 256KB 256KB 256KB 256KB Internal Interconnect: Memory Memory Rambus Coherent ring structure Controller 25GB/s Memory Flow Memory Flow Memory Flow Memory Flov XDR Power PC Controller Controller Controller Controller 300+ GB/s total internal Processing (MFC) (MFC) (MFC) (MFC) Element interconnect bandwidth (PPE) 25GB/s 25GB/s 25GB/s 25GB/s 25GB/s DMA control to/from SPEs supports >100 outstanding Element Interconnect Bus (EIB) 200GB/s memory requests 64-bit PPC 25GB/s 25ĠB/s 25GB/s 25GB/s 25GB/s 35GB/s 2-way SMT VMX Memory Flow lemory Flow Memory Flow Memory Flow Controller Controller Controller Controller 25GB/s 25GB/s L1 Cache (MFC) (MFC) (MFC) (MFC) I/O I/O Controller Device 35GB/s 51GB/s Local Store Local Store Local Store Local Store 256 KB 256 KB 256 KB 256 KB 512KB L2 Cache SPE SPE SPE SPE

#### External Interconnects:

25.6 GB/sec BW memory interface

- 2 Configurable I/O Interfaces
  - Coherent interface (SMP)
  - Normal I/O interface (I/O & Graphics)
  - Total BW configurable between interfaces
  - •Up to 35 GB/s out
  - •Up to 25 GB/s in



Sony PlayStation-3 -> cheap
32 (8x4) times faster !

#### Memory Management & Mapping

SPE Local Store aliased into PPE system memory
 MFC/MMU controls SPE DMA accesses

- Compatible with PowerPC Virtual Memory architecture
- S/W controllable from PPE MMIO
- Hardware or Software TLB management
- SPE DMA access protected by MFC/MMU

#### **Enhanced Cell with Double Precision**

### Cell Broadband Engine<sup>™</sup> Architecture (CBEA) **Technology Competitive Roadmap**



Operated by the Los Alamos National Security, LLC for the DOE/NNSA

• 128 (32x4) times faster !

• future: 512 (32x16)?

#### **Core of Reconstruction: Kalman Filter based Track Fit**



### Kalman Filter for Track Fit



### "Local" Approximation of the Magnetic Field

#### Problem:

- Full reconstruction must work within 256 kB of the Local Store.
- The magnetic field map is too large for that (70 MB).
- A position (x,y), to which the track is propagated, is unknown in advance.
- Therefore, access to the magnetic field map is a blocking process.



#### Solution:

- Use a polynomial approximation (4-th order) of the field in XY planes of the stations.
- 2. Assuming a parabolic behavior of the field between stations calculate the magnetic field along the track based on 3 consecutive measurements.



Difference



### Kalman Filter for Track Fit



#### Kalman Filter: Conventional and Square-Root



The square-root KF provides the same precision as the conventional KF, but roughly 30% slower.

### Kalman Filter Instability in Single Precision



## **Porting Algorithms to Cell**

#### Approach:

- Universality (any multi-core architecture)
- Vectorization (SIMDization)
- Run SPEs independently (one collision per SPE)



Use headers to overload +, -, \*, / operators --> the source code is unchanged !

#### Data Types:

- Scalar double
- Scalar float
- Pseudo-vector (array)
- Vector (4 float)



#### Code (Part of the Kalman Filter)

```
inline void AddMaterial(TrackV &track, Station &st, Fvec_t & gp0)
 cnst mass2 = 0.1396*0.1396;
 Fvec_t tx = track.T[2];
 Fvec_t ty = track.T[3];
 Fvec_t txtx = tx^*tx;
 Fvec_t tyty = ty^*ty;
 Fvec_t txtx1 = txtx + ONE;
 Fvec_t h = txtx + tyty;
 Fvec_t t = sqrt(txtx1 + tyty);
 Fvec th2 = h^*h;
 Fvec t qp0t = qp0^*t;
 cnst c1=0.0136, c2=c1*0.038, c3=c2*0.5, c4=-c3/2.0, c5=c3/3.0, c6=-c3/4.0;
 Fvec_t s0 = (c1+c2*st.logRadThick + c3*h + h2*(c4 + c5*h + c6*h2))*qp0t;
 Fvec_t a = (ONE+mass2*qp0*qp0t)*st.RadThick*s0*s0;
 CovV \&C = track.C;
 C.C22 += txtx1*a;
 C.C32 += tx^{*}ty^{*}a; C.C33 += (ONE+tyty)^{*}a;
}
```

## Header (Intel's SSE)

```
typedef F32vec4 Fvec_t;
                                                                                     SIMD instructions
/* Arithmetic Operators */
friend F32vec4 operator + (const F32vec4 &a, const F32vec4 &b) { return _mm_add_ps(a,b); }
friend F32vec4 operator -(const F32vec4 &a, const F32vec4 &b) { return _mm_sub_ps(a,b); }
friend F32vec4 operator *(const F32vec4 &a, const F32vec4 &b) { return _mm_mul_ps(a,b); }
friend F32vec4 operator /(const F32vec4 &a, const F32vec4 &b) { return _mm_div_ps(a,b); }
/* Functions */
friend F32vec4 min( const F32vec4 &a, const F32vec4 &b ){ return _mm_min_ps(a, b); }
friend F32vec4 max( const F32vec4 &a, const F32vec4 &b){ return _mm_max_ps(a, b); }
/* Square Root */
friend F32vec4 sqrt ( const F32vec4 &a ){ return _mm_sqrt_ps (a); }
/* Absolute value */
friend F32vec4 fabs( const F32vec4 &a){ return _mm_and_ps(a, _f32vec4_abs_mask); }
/* Logical */
friend F32vec4 operator&( const F32vec4 &a, const F32vec4 &b){ // mask returned
 return _mm_and_ps(a, b);
}
friend F32vec4 operator ( const F32vec4 &a, const F32vec4 &b ){ // mask returned
 return _mm_or_ps(a, b);
}
friend F32vec4 operator^( const F32vec4 &a, const F32vec4 &b){ // mask returned
 return _mm_xor_ps(a, b);
friend F32vec4 operator!( const F32vec4 &a ){ // mask returned
 return _mm_xor_ps(a, _f32vec4_true);
}
friend F32vec4 operator || ( const F32vec4 &a, const F32vec4 &b ) { // mask returned
 return _mm_or_ps(a, b);
}
/* Comparison */
friend F32vec4 operator < ( const F32vec4 &a, const F32vec4 &b ) { // mask returned
 return _mm_cmplt_ps(a, b);
}
```

### **SPE Statistics**

mysim/SPE4: Sta	utistics _OX					
SPU DD3.0						
Total Cycle count 335660 Total Instruction count 643 Total CPI 522.02						
Performance Cycle count 7076 Performance Instruction count 6536 (6638 Performance CPI 1.03 (1.07	}					
Branch instructions 26 Branch taken 16 Branch not taken 10						
Hint instructions 7 Hint hit 10						
Contention at LS between Load/Store and Pr	efetch 405					
Single cycle Dual cycle Nop cycle Stall due to branch miss Stall due to prefetch miss Stall due to dependency Stall due to fp resource conflict Stall due to fp resource conflict Stall due to dp pipeline Channel stall cycle SPU Initialization cycle	$\begin{array}{c} 4440 \\ 1099 \\ 15.5\% \\ 16 \\ 0.2\% \\ 137 \\ 1.9\% \\ 0 \\ 0.0\% \\ 1365 \\ 19.3\% \\ 1 \\ 0 \\ 0 \\ 0.0\% \\ 18 \\ 0.3\% \\ 0 \\ 0 \\ 0.0\% \\ 0 \\ 0 \\ 0.0\% \\ 0 \\ 0 \\ 0.0\% \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$					
Total cycle Stall cycles due to dependency on each pip FX2 36 ( 2.6% of all dependency s SHUF 92 ( 6.7% of all dependency s FX3 0 ( 0.0% of all dependency st LS 285 ( 20.9% of all dependency st SPR 0 ( 0.0% of all dependency st SPR 0 ( 0.0% of all dependency st LNOP 0 ( 0.0% of all dependency st HOP 0 ( 0.0% of all dependency st FXB 0 ( 0.0% of all dependency st FXB 0 ( 0.0% of all dependency st FP6 873 ( 64.0% of all dependency st FP7 79 ( 5.8% of all dependency st FPD 0 ( 0.0% of all dependency st The number of used registers are 128, the	7076 (100.0%) elines talls) talls) alls) alls) alls) alls) alls) alls) talls) talls) talls) talls) used ratio is 100.00					
dumped pipeline stats						

Timing profile !

No need to check the assembler code !

#### Kalman Filter Track Fit on Intel Xeon, AMD Opteron and Cell

		Stage	Description	$\operatorname{Time}/\operatorname{track}$	Speedup	
P4	$\int$		Initial scalar version	12  ms	_	
<u>e</u>	J	1	Approximation of the magnetic field	$240~\mu { m s}$	50	
lnt	)	2	Optimization of the algorithm	$7.2~\mu{ m s}$	35	10000 faster!
	U	3	Vectorization	$1.6~\mu{ m s}$	4.5	
ell	$\int  $	4	Porting to SPE	$1.1~\mu{ m s}$	1.5	
ပ <b>-</b>	)	5	Parallelization on 16 SPEs	$0.1~\mu{ m s}$	10	
			Final simulized version	$0.1~\mu{ m s}$	120000	

Motivated, but not restricted by Cell !

- 2 Intel Xeon Processors with Hyper-Threading enabled and 512 kB cache at 2.66 GHz;
- 2 Dual Core AMD Opteron Processors 265 with 1024 kB cache at 1.8 GHz;
- 2 Cell Broadband Engines with 256 kB local store at 2.4G Hz.



#### SIMDized Cellular Automaton Track Finder: Pentium 4







1000 faster!

http://openlab-mu-internal.web.cern.ch/openlab-mu-internal/06\_openlab-II/Platform\_Competence\_Centre/Optimization/Benchmarking/Benchmarks\_print.htm



Available online at www.sciencedirect.com

Computer Physics Communications 178 (2008) 374-383

Computer Physics Communications

www.elsevier.com/locate/cpc

#### Fast SIMDized Kalman filter based track fit

S. Gorbunov<sup>a,b</sup>, U. Kebschull<sup>b</sup>, I. Kisel<sup>b,c,\*</sup>, V. Lindenstruth<sup>b</sup>, W.F.J. Müller<sup>a</sup>

<sup>a</sup> Gesellschaft für Schwerionenforschung mbH, 64291 Darmstadt, Germany <sup>b</sup> Kirchhoff Institute for Physics, University of Heidelberg, 69120 Heidelberg, Germany <sup>c</sup> Laboratory of Information Technologies, Joint Institute for Nuclear Research, 141980 Dubna, Russia

Received 17 February 2007; received in revised form 29 August 2007; accepted 2 October 2007

Available online 7 October 2007

#### Abstract

Modern high energy physics experiments have to process terabytes of input data produced in particle collisions. The core of many data reconstruction algorithms in high energy physics is the Kalman filter. Therefore, the speed of Kalman filter based algorithms is of crucial importance in on-line data processing. This is especially true for the combinatorial track finding stage where the Kalman filter based track fit is used very intensively. Therefore, developing fast reconstruction algorithms, which use maximum available power of processors, is important, in particular for the initial selection of events which carry signals of interesting physics.

One of such powerful feature supported by almost all up-to-date PC processors is a SIMD instruction set, which allows packing several data items in one register and to operate on all of them, thus achieving more operations per clock cycle. The novel Cell processor extends the parallelization further by combining a general-purpose PowerPC processor core with eight streamlined coprocessing elements which greatly accelerate vector processing applications.

In the investigation described here, after a significant memory optimization and a comprehensive numerical analysis, the Kalman filter based track fitting algorithm of the CBM experiment has been vectorized using inline operator overloading. Thus the algorithm continues to be flexible with respect to any CPU family used for data reconstruction.

Because of all these changes the SIMDized Kalman filter based track fitting algorithm takes 1 us per track that is 10000 times faster than the initial version. Porting the algorithm to a Cell Blade computer gives another factor of 10 of the speedup.

Finally, we compare performance of the tracking algorithm running on three different CPU architectures: Intel Xeon, AMD Opteron and Cell Broadband Engine.

© 2007 Elsevier B.V. All rights reserved.

PACS: 02.60.Pn; 02.70.-c; 07.05.-t; 07.05.Bx; 07.05.Kf

Keywords: High energy physics; CBM experiment; Data reconstruction; Track fit; Kalman filter; SIMD instruction set; Cell Broadband Engine

### Summary



- Think about using SIMD units in the nearest future (many-cores, TF/s, ...)
- Use single-precision floating point if possible
- In critical parts use double precision if necessary
- Avoid accessing main memory, no maps, no look-up-tables
- New parallel languages appear: Ct, CUDA, ...
- Keep portability of the code (Intel, AMD, Cell, GPGPU, ...)
- Try the auto-vectorization option of the compilers