
Forget multicore! The future is many-core:

An outlook to the explosion of parallelism likely to occur in the LHC era



Sverre Jarp CERN openlab Erice – 6.11.2008 ACAT 2008



Contents

- Uni-core
- Multi-core
 - The good news
 - The not-so good news
- Many-core
 - The ever-increasing transistor count
 - The seven dimensions of performance
 - SW options in HEP w/encouraging examples
- Conclusions

2






We moved successfully to uni-core PCs!

Sverre Jarp - CERN

Beginning of the x86 era for HEP

- At CHEP-95, I reported on the first porting and benchmarking of HEP codes (in FORTRAN)
 - CERNLIB
 - CERN benchmarks
 - GEANT3
 - ATLAS DICE (simulation)
- A few years later, PCs became ubiquitous !



EUROPEAN LABORATORY FOR PARTICLE PHYSICS

Sverre Jarp, Hong Tang, Antony Simmins

Computing and Networks Division/CERN 1211 Geneva 23 Switzerland (Sverre.Jarp @ Cem.CH, Hong.Tang@Cem.CH, Antony.Simmins@Cem.CH)

Refael Yaari

Weizmann Institute, Israel (<u>FHYaari2@Weizmann.Weizmann.AC.IL</u>)

Presented at CHEP-95, 21 September 1995, Rio de Janeiro, Brazil



CN/95/14

25 September 1995



We moved successfully to multi-core!

Sverre Jarp - CERN





The good multi-core news

Sverre Jarp - CERN

World-wide LHC Computing Grid




Largest Grid service in the world !

• Around 140 sites in 35 countries

• Tens of thousands of Linux PC servers (over 100'000 cores)

 Tens of petabytes of storage



Largest server configuration ever!



Latest count in the CERN Computer Centre (Aug. 2008):

| | Systems | Cores | | | | | |
|-----------------|---------|--------|--|--|--|--|--|
| Installed | 4400 | 31'500 | | | | | |
| On-order | 1000 | 6'700 | | | | | |
| Planned | 950 | 6'000 | | | | | |



Data from H.Meinhard/HEPix/Oct. 2008

Thermal efficiency has soared !




When going from uni-core to quad-core servers:

| Date | Server | Power efficiency | Power efficiency/GHz |
|-----------------------------------|---|------------------|-------------------------|
| Late 05 | DP Irvindale, 2.8GHz, 4GB, 1 disk, 7320 chipset | 6.63 | 2.37 |
| Early 07 | DP Woodcrest, 3.0GHz, 8 * 1GB, 1 disk, 5000P, 1U | 22.3 | 7.43 |
| Late 08 (not yet installed) | DP Harpertown/L, 2.5GHz, 4 * 4GB, 2 disks, 5100, twin | 57.0 | 22.8 |

Erice – 6 November 2008

Quad-core CPU utilization





CPU cycles consumed (User + System):
 Peak: 93%, Trough: 55%, Average: 72.3%

Sverre Jarp - CERN

Erice – 6 November 2008



The not so good multi-core news

Sverre Jarp - CERN

We neglect several performance dimensions



First three dimensions:




We extract only 10-15% of peak execution capability !




In HEP (offline), we are vectorless !

- Today:
- XMM registers are 128 bits
 - Each operation (ADD, MUL, etc.) can operate on two 64-bit doubles



- We run at half speed!
 - Each operation done on one double, not two.




Core 2 execution ports



Intel's Core microarchitecture can handle:

- Four instructions in parallel:
- Every cycle
- Data width of 128 bits



HEP code density



Averages about 1 instruction per cycle.

This "extreme" example shows even less:

High level C++ code \rightarrow

if (abs(point[0] - origin[0]) > xhalfsz) return FALSE;

Assembler instructions \rightarrow

movsd 16(%rsi), %xmm0 subsd 48(%rdi), %xmm0 // load & subtract andpd _2ilOfloatpacket.1(%rip), %xmm0 // and with a mask comisd 24(%rdi), %xmm0 // load and compare # Prob 43% // jump if FALSE ibe ..B5.3

| | Cycle | Port 0 | Port 1 | Port 2 | Port 3 | Port 4 | Port 5 |
|------------------------------|-------|--------|------------|-------------------|--------|--------|--------|
| | 1 | | | load point[0] | | | |
| Same | 2 | | | load origin[0] | | | |
| instructions | 3 | | | | | | |
| laid out | 4 | | | | | | |
| according to latencies on | 5 | | | | | | |
| the Core 2 | 6 | | subsd | load float-packet | | | |
| processor → | 7 | | | | | | |
| ND: Out of | 8 | | | load xhalfsz | | | |
| NB: Out-of- order | 9 | | | | | | |
| scheduling | 10 | andpd | | | | | |
| not taken | 11 | | | | | | |
| into account. | 12 | comisd | | | | | |
| | 13 | | Sverre Jar | | | | jbe |



We <u>want to</u> move successfully to many-core!


The driving force: Moore's law



Moore's Law

The industry continues to double the number of transistors

- Consequence
 - Single core
 → Multicore
 - \rightarrow Manycore




Real consequence of Moore's law



- We are being "run over" by transistors:
 - More (and more complex) execution units
 - Longer SIMD/SSE vectors
 - More hardware threading
 - More cores

Intel platform 2015 (and beyond)

- Today: 45 nm
- Already on the roadmap:
 - 32 nm (2009/10)
 - 22 nm (2011/12)
- In research:
 - 16 nm (2013/14)
 - 11 nm (2015/16)
 - 8 nm (2017/18)
- Source: Bill Camp/Intel HPC



From "Platform 2015: Intel Platform Evolution for the Next Decade" (S.Borkar et al./Intel Corp.)

And each generation will push the processor count!



Definition of a hardware core/thread

Core


 A complete ensemble of execution logic and cache storage (etc.) as well as register files plus instruction counter (IC) for executing a software process or thread

Hardware thread

 Addition of a set of register files plus IC

Both appear as CPUs

cat /proc/cpuinfo



The sharing of the execution logic can be coarse-grained or fine-grained.

The appearance of many-core systems CER


Let's define "dispatch slots": sockets * cores * hw-threads

- The total of what you see in /proc/cpuinfo!
- Conservative:
 - Dual-socket Intel quad-core Harpertown:
 - Dual-socket Intel quad-core Nehalem:
- 2 * 4 * 1 = 82 * 4 * 2 = 16

- Aggressive:
 - Quad-socket Nehalem "octo-core": 4 * 8 * 2 = 64
 - Quad-socket Sun Niagara (T2+) processors w/8 cores and 8 threads: 4 * 8 * 8 = 256
- Now, or in the near future: Hundreds of "dispatch slots" !
- And, by the time, new software is ready: Thousands !!

Many-core graphics processor

- Intel's Larrabee:
 - Already announced at SigGraph 2008!
 - Fully IA (x86-based)
 - Many-core + Multithreaded + vector unit



Not forgetting offerings from NVidea, AMD, IBM, etc.


Sverre Jarp - CERN

Seven dimensions of performance

First three dimensions:

- Superscalar
- Pipelining
- Computational width/SIMD
- Next dimension is a "pseudo" dimension:
 - Hardware multithreading
- Last three dimensions:
 - Multiple cores
 - Multiple sockets
 - Multiple compute nodes

SIMD = Single Instruction Multiple Data





The worry of remaining vectorless !

- Today:
- We run at half speed
 - Each operation done on one double, not two.

- Intel has announced AVX w/256bits:
 - Advanced Vector Extensions
- In two years' time: ¼
 - Operating on one double, not four!
- And even longer vector will follow.
 - And we will use: 1/8, 1/16, etc.





| - | E0 |
|---|----|
| | |

E0



E1

E2

E3



Our programming paradigm

Event-level parallelism has been used for decades

Process event-by-event in a single process

Advantage

- Large jobs can be split into N efficient processes, each responsible for processing M events
 - Built-in scalability

Disadvantage

- Memory must be made available to each process
 - With 2 4 GB per process
 - A dual-socket server with Quad-core processors
 - Needs 16 32 GB (or more) we currently buy only 16!





What are the options?



- There is currently a discussion in the community about the best way forwards (in a many-core world):
 - 1) Stay with event-level parallelism (and independent processes)
 - Assume that the necessary memory remains affordable
 - 2) Rely on forking:
 - Start the first process
 - Fork N others
 - Rely on the OS to do "copy on write", in case pages are modified
 - 3) Move to a fully multi-threaded paradigm
 - Using gross-grained (event-level?) parallelism

C++ multithreading support




- Beyond auto-vectorization/auto-parallelization,
- Large selection of low-level tools:
 - OpenMP
 - MPI
 - pthreads/Windows threads
 - Threading Building Blocks (TBB)
 - TOP-C (from NE University)
 - RapidMind
 - Ct (C-throughput)
 - etc.

Ct Language

See talk by A.Ghuloum/Intel



- New effort by Intel to extend C++ for Throughput Computing
- Features:
 - Addition of new data types (parallel vectors) & operators
 - NeSL/SASAL-inspired: irregularly nested and sparse/indexed vectors
 - Abstracting away architectural details
 - Vector width/Core count/Memory Model: Virtual Intel Platform
 - Forward-scaling (Future-proof!)
 - Nested data parallelism and deterministic task parallelism
- Incremental adoption path:
 - Dedicated Ct-enabled libraries
 - Rewritten "kernels" in Ct
 - Pervasive use of Ct





Rethink concurrency in HEP



• We are "blessed" with lots of it:

- Events
- Particles, tracks and vertices
- Physics processes
- I/O streams
- Buffer manipulations (also compaction, etc.)
- Fitting and minimization
- Partial sums, partial histograms
- and many others



But remember: Multithreading is not easy!

Several new concepts to master:


- Concurrency
- Decomposition
- Mapping
- Communication
- Synchronization
- Keeping in mind Amdahl's law:

 S_p^{\max} (n)

On the other hand, the Blue Brain talk reminded us that other disciplines can scale into the thousands!

Examples of parallelism: CBM track fitting See talk by Ivan Kisel

- Extracted from CBM's High Level Trigger Code
 - Originally ported to IBM's Cell processor
- Tracing particles in a magnetic field
 - Embarrassingly parallel code
- Re-optimization on Intel Core systems
 - Step 1: use SSE vectors instead of scalars
 - Operator overloading allows seamless change of data types, even between primitives (e.g. float) and classes
 - Two classes
 - P4_F32vec4 packed single; operator + = _mm_add_ps
 - P4_F64vec2 packed double; operator + = _mm_add_pd
 - Step 2: add multithreading (via TBB)
 - Enable scaling with core count Sverre Jarp - CERN






CBM HLT benchmark runs



Real fit time/track (µs) as a function of the core count:

Track fitter

Dunnington, Clovertown, Woodcrest, Cell




Examples of parallelism: GEANT4

ParGeant4 (Gene Cooperman/NEU)

- implemented event-level parallelism to simulate separate events <u>across remote nodes</u>.
- New development re-implements thread-safe eventlevel parallelism inside a multi-core node
 - Done by NEU PhD student Xin Dong: Using FullCMS example
 - Required change of lots of existing classes:
 - Especially global, "extrn", and static declarations
 - The geometry was converted (this summer)
 - Latest news:
 - Physics tables are now in the process of being shared

Additional memory: Only 22MB/thread (!)

More work is needed, but extremely interesting first steps!






Examples of parallelism: JANA



- Each thread in JANA is composed of its own event processing loop and a complete set of factories
- Reconstruction of a given event is done entirely inside of a single thread
- No mutex locking is required by authors of reconstruction code
- Threads work asynchronously to maximize rates at the expense of not maintaining the event order on output




Examples of parallelism: RooFit (1)



Example of Data Analysis (Fitting) in BaBar

- Uses MPI to run scatter/gather
 - Based on the Negative-Log Likelihood function which requires the calculation of separate values for each free parameter in each minimization step




RooFit (2)




It works well in case of large number of parameters

Gain ~ NCPU*(NPAR + 2) / (NPAR + 2*NCPU) Max. Gain = NCPU



Example: ROOT minimization and fitting

- Minuit parallelization is independent of user code
- Log-likelihood parallelization (splitting the sum) is more efficient
 - more demanding on thread safety of provided code $\sum \ln f(x_i,\theta)$
- $\ln L =$ **Example:** unbinned fit with 20 parameters



complex BaBar fitting provided by A. Lazzaro and parallelized using MPI

Can have combination on both

8 10 12 14 16 Number of Core

Likelihood vs Gradient Parallelization

Open MP Gradient Open MP Likelihoo

Speedup

- parallelization via multi-threading in a multi-core CPU
- multiple process in a distributed computing environment

Embracing parallelism

CERN openIab contribution:

 Two workshops arranged together w/Intel every year

Each event:

- 2 half-days w/lectures, 2 half-days w/exercises
- Multiple lecturers (Intel + CERN); 30-40 participants
- Next workshop: 11-12 November 2008
- Large HP/Intel Blade quad-core cluster available for exercises
- Licenses for the Intel Threading Tools (and other SW products) available
 - to all CERN users



ntel

Multi-threading and Parallelism WORKSHOP

th-5th of October 2007, CERN

A second instance of the Multi-threading and Parallelium Workshop will be held on the 4th and 5th of October 2007 at CERN. Experts from Intel will lead the two day event and help you improve your knowledge by explaining the key intricacies of parallel programming and presenting the most efficient solutions to popular multi-threading problems.

Event highlights:

- Day 1, Fundamental aspects of multi-threaded and parallel computing
 - a The block to work parts and its impact on arthurse
 - a important parabolism and multi-firmiting strength
 - The solid programming marked long and solid ling has been appreciated and solid ling in the solid ling in the solid ling in the solid line in the solid ling is and solid ling in the solid line in the solid line in the solid line is a solid line in the solid line in the solid line is a solid line in the solid line is a solid line in the solid line in the solid line is a solid line in the solid line in
 - OpenARD and POSAL Treasult department
 ODPL aparticle permission related topics
 - Day 2 Nands-on lab
 - Q&A with Intel experits all topics, from beginner to advance.






Conclusions



- The transistors are here:
 - Vectors, HW threads, Many-core (in 7 dimensions)
- Fortunately, there are more and more HEP software examples of multi-/many-core scalability
- Nevertheless, obtaining scalability for larger and larger core counts will be difficult:
 - Now is the time to act!
 - Identify the software model that works for you!
- Will you be ready for 100++ cores ??
- We mastered uni- and multi-core. We now want to master many-core as well!

Sverre Jarp - CERN



Sverre Jarp - CERN

We could bet on Symmetric Multithreading

- Because we have thin instruction streams, we could profit from SMT, provided the memory issue is under control
 - We could easily tolerate up to 4 hardware threads!

| Port | 0 | Port 1 | | Port 2 | | Port 3 | t 3 Port 4 | | L I | Port { | 5 | | | | |
|-------|-----------------|--|--|---|--|---|---|--|---|---|--|--|---|--|--|
| Cycle | Port | 0 | Port ' | Port 1 Po | | Port 2 | | Port 3 P | | ort 4 | | Port 5 | | | |
| 1 | Cycle | Por | t 0 | Port | 1 | Port 2 Port 3 | | 3 Port | | t 4 Port 5 | | | | | |
| 2 | 1 | Cycle | F | Port 0 | I | Port 1 | P | ort 2 | | Port | 3 | Po | rt 4 | Port 5 | |
| 3 | 2 | 1 | | | | | load | point | :[0] | | | | | | |
| 4 | 3 | 2 | | | | | load | origir | n[0] | | | | | | |
| 5 | 4 | 3 | | | | | | | | | | | | | |
| 6 | 5 | 4 | | | | | | | | | | | | | |
| | 6 | 5 | | | | | | | | | | | | | |
| | 7 | 6 | | | 5 | subsd | | | | | | | | | |
| | | <u> </u> | | | | | | acket | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | load | xhalf | isz | | | | | | |
| | | | | ndnd | | | | | | | | | | | |
| | | | a | Παρα | - | | | | | | | | | | |
| 10 | | | | omisd | | | | | | | | | | | |
| I | | 12 | | Jilliou | | | | | | | | | | jbe | |
| | Cycle 1 2 3 4 5 | 1 Cycle 2 1 3 2 4 3 5 4 6 5 6 6 7 6 9 8 10 9 11 10 12 11 | Cycle Port 0 1 Cycle Port 2 1 Cycle 3 2 1 4 3 2 5 4 3 6 5 4 7 6 5 9 8 7 10 9 8 11 10 9 12 11 10 13 12 11 | Cycle Port 0 Port 0 1 Cycle Port 0 2 1 Cycle P 3 2 1 Cycle P 3 2 1 Cycle P 3 2 1 P P 3 2 1 P P 4 3 2 P P 5 4 3 P P 6 5 4 P P 7 6 5 P P 9 8 7 P P 10 9 8 P P 11 10 9 P P 13 12 11 P P 13 12 11 P P | Port 0Port 1CyclePort 0Port 01CyclePort 0Port 021CyclePort 0321Port 0321Port 0432II543II654II765II987II1098II11109II131211I131211I | CyclePort 0Port 1Port 11CyclePort 0Port 121CyclePort 0I321Port 0I321 $Port 0$ I432 $I - I - I - I$ I543 $I - I - I - I$ I654 $I - I - I - I$ I654 $I - I - I - I$ I76 $I - I - I - I$ I98 $7 - I - I - I$ I109 $8 - I - I - I$ I11109 $I - I - I - I$ 131211 $I - I - I - I$ 131211 $I - I - I - I$ | Vort 0Port 0Port 1Port 21Cycle $Port 0$ $Port 1$ Port 1Port 121 $Cycle$ $Port 0$ $Port 1$ Port 1321 $Port 0$ $Port 1$ Port 1321 $Port 0$ $Port 1$ Port 1432 $Port 0$ $Port 1$ Port 15432 $Port 0$ $Port 1$ 654 $Port 0$ $Port 0$ $Port 0$ 654 $Port 0$ $Port 0$ $Port 0$ 76 $Port 0$ $Port 0$ $Port 0$ $Port 0$ 98 $Port 0$ $Port 0$ $Port 0$ $Port 0$ 109 $Port 0$ $Port 0$ $Port 0$ $Port 0$ 1110 $Port 0$ $Port 0$ $Port 0$ $Port 0$ 1312 $Port 0$ $Port 0$ $Port 0$ $Port 0$ 1312 $Port 0$ $Port 0$ $Port 0$ $Port 0$ | CyclePort 0Port 1Port 2Port1CyclePort 0Port 1Port 1Port 121CyclePort 0Port 1Port 1Port 1321 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ Port 1Port 1Port 1321 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ Ioad432 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ Ioad543 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ Ioad654 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ 76 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ 987 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ 1098 $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ $\mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P} \cdot \mathbb{P}$ 11109 $\mathbb{P} \cdot \mathbb{P} \cdot$ | Port 0Port 1Port 2Port 31 $CyclePort 0Port 1Port 221CyclePort 0Port 1Port 2321CyclePort 1Port 2321CyclePort 1Port 2432CyclePort 1Port 2543CycleCyclePort 1Port 2654CycleCyclePort 1Port 2654CycleCyclePort 1Port 2654CycleCyclePort 1Port 276SucleoCyclePort 1Port 2987CyclePort 1Port 11098CycleoCycleoPort 11110Port 2CycleoPort 1Port 2131211CycleoCycleoPort 11312CycleoCycleoPort 1Cycleo1312CycleoCycleoPort 1Cycleo1312CycleoCycleoPort 1Cycleo1312CycleoCycleoPort 1Cycleo1312CycleoCycleoCycleoCycleo1312CycleoCycleoCycleoCycleo1412CycleoCycleoCycleoCycleo$ | CyclePort 0Port 1Port 3Port 31CyclePort 0Port 1Port 2Port 321CyclePort 0Port 1Port 2Port 3321 \square \square \square \square \square \square 432 \square \square \square \square \square \square \square 432 \square \square \square \square \square \square \square 543 \square \square \square \square \square \square \square 65 4 \square \square \square \square \square \square 65 4 \square \square \square \square \square \square 7 \square \square \square \square \square \square \square \square 7 \square \square \square \square \square \square \square \square 98 \square \square \square \square \square \square \square 109 \blacksquare \square \square \square \square \square \square 1110 \blacksquare \blacksquare \square \square \square \square \square \square 131211 \square \blacksquare \blacksquare \square \blacksquare \square \blacksquare \blacksquare 1312 \square \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare 13 \square \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare \blacksquare < | CyclePort 0Port 2Port 3Port 41CyclePort 0Port 1Port 2Port 3Port 421 C_{Y} Port 0Port 1Port 2Port 3Port 3321 $Port 0$ Port 1 $Port 2$ Port 3Port 34321 $Port 0$ Port 1 $Port 2$ $Port 3$ Port 34321 $Port 0$ $Port 1$ $Port 2$ $Port 3$ $Port 3$ 432 $Port 0$ $Port 1$ $Port 2$ $Port 1$ $Port 2$ $Port 3$ 432 $Port 0$ $Port 1$ $Port 2$ $Port 1$ $Port 2$ $Port 3$ 432 $Port 0$ $Port 1$ $Port 2$ $Port 1$ $Port 2$ $Port 3$ 5432 $Port 0$ $Port 1$ $Port 2$ $Port 1$ $Port 2$ $Port 3$ 654 $Port 2$ $Port 1$ $Port 2$ $Port 1$ $Port 2$ $Port 3$ $Port 3$ 76 S $Subsd$ $load float-packetPort 2Port 3Port 3Port 3987Port 3Port 3Port 3Port 3Port 3Port 31098Port 3Port 3Port 3Port 3Port 3Port 31110Port 3Port 3Port 3Port 3Port 3P$ | CyclePort 0Port 1Port 3Port 4Port 41CyclePort 0Port 1Port 2Port 3Port 3Port 321CyclePort 0Port 1Port 1Port 3Port 3Port 3321Port 0Port 1Port 1Port 1Port 3Port 3Port 34321 \mathbb{P} Port 1Port 1Port 1Port 3Port 3Port 34321 \mathbb{P} | CyclePort JPort J <th colsp<="" td=""><td>CyclePort 0Port 1Port 2Port 3Port 51CyclePort 0Port 1Port 2Port 3Port 4Port 521$Cycle$Port 0Port 1Port 2Port 3Port 4Port 3321$Cycle$Port 1Port 1Port 2Port 3Port 4Port 4321$Cycle$Port 1Port 2Port 10]$Cycle$Port 4Port 4432$Cycle$<t< td=""></t<></td></th> | <td>CyclePort 0Port 1Port 2Port 3Port 51CyclePort 0Port 1Port 2Port 3Port 4Port 521$Cycle$Port 0Port 1Port 2Port 3Port 4Port 3321$Cycle$Port 1Port 1Port 2Port 3Port 4Port 4321$Cycle$Port 1Port 2Port 10]$Cycle$Port 4Port 4432$Cycle$<t< td=""></t<></td> | CyclePort 0Port 1Port 2Port 3Port 51CyclePort 0Port 1Port 2Port 3Port 4Port 521 $Cycle$ Port 0Port 1Port 2Port 3Port 4Port 3321 $Cycle$ Port 1Port 1Port 2Port 3Port 4Port 4321 $Cycle$ Port 1Port 2Port 10] $Cycle$ Port 4Port 4432 $Cycle$ <t< td=""></t<> |



The Power Wall

- The CERN Computer Centre can "only" supply 2.5MW of electric power
 - Plus 2MW to remove the corresponding heat!
- Spread over a complex infrastructure:
 - CPU servers; Disk servers
 - Tape servers + robotic equipment
 - Database servers
 - Other infrastructure servers
 - Network switches and routers

This limit will be reached in 2009!

Even after a 15% increase

