## ALICE ITS, MFT, O2 Asian workshop 15-16 December 2015

## ITS Upgrade / MFT session

## L. Musa - notes => not comprehensive minutes

Presenter	Institute	Topic	Notes
Chinorat	SUT	Detector	- Model of Inner Barrel completed
Kobdaj		Geometry	- Model of Inner Service Barrel : ongoing
			- Model of the services, in particular the
			power distribution module (DC-DC
			converters) should have priority. Target
Magnus	CERN	Pixel Chip	April '15
Mager	GERTY	characterization	- MISTRAL FSBB-M0 results - ALPIDE results
			CERN test beam
			Pohang test beam (Pusan)
			- Validation of both architectures
			completed
			- Work on explorer (Pusan)
			- SEL tests
KyungEon	Pusan	Pixel Chip	- Si-Lab ready. Clean-room is being set-up
Choi		characterization	- Characterization of Expliorer-1
			irradiated at 10 <sup>13</sup> n/cm <sup>2</sup> ongoing
			- Test at Pohang (60MeV e) of irradiated
			Explorer-1 chip and pALPIDE-1
			- Schedule for Pohang facility in 2015: first slot of one week in March/April? TBC
Jong-han	Inha	Pixel Chip	- Lab test of (6 thin + 1 thick) pALPIDE-1
Park		characterization	chips using the chip internal pulsing
			system (S-curve, noise, thresholds) pulse system and radioactive source (55Fe) (Hit
			maps). Measurements done at Vbb=0V.
			- Participation in the Pohang test
			campaign
			- It is proposed to look at individual faulty
			pixels (if any) and identify the probability
			that the fault is related to the collection
			diode => does the circuit respond correctly to the pulsing system?
Kritsada	SLRI	Pixel Chip	- Availability of 1 Gev e beam for about
Kittimanapun		characterization	20h/d
			- 1 Gev e beam is suitable for the
			characterization of ITS sensors
			- current intensity too high (~mA)
			- Short term set-up: tests with very thick
			lead absorber (5 – 60 mm) + lead
			collimator. Emerging beam non

Jirawat Prabket	TMEC	Post-processing	monochromatic + very large background from secondary particles.  - Planned set-up (temporarily): use 4-degree magnet as energy selector (BTF at DAFNE). This set-up will be ready by June 2015.  - Long-term plan (2 years) to develop a set-up to provide low-intensity monochromatic beams.  - QA of Si raw wafers  • 4 point resistivity measurements • SEM cross section pictures • SRP measurements  Issue: identified large discrepancy between values quoted by wafer supplier and measured values. (Discussion with Petra)  - Si micro-channels - Coordination of STARS activities on thinning & (laser) dicing
Petra Riedler	CERN	Post-processing	Wafer procurement and QA - surface resistivity - SRP measurement - XSEM inspection  Plating (IZM, TMEC, Pacthec) - Passivation of all areas outside contact pads - Ni deposition (3-5 um) - Au deposition (~50-100nm)  Thinning & Dicing - Diamond wheel pre-dicing before grinding - DBG (Rockwood) - Laser dicing after grinding (STARS)  Visual Inspection QA - Reference to Esa presentation  Laser soldering - General optimization (refinement) of the procedure - Intensive work to classify soldering contacts using and cross-correlating various methods: integrated power, temperature, electrical test, metallurgical cross-section X-ray image  Transport Test
Youngil Kwon	Yonsei	Chip series test	- Test system. Two companies contacted. Cost of the test system: - EC3 (small company): 140 kCHF

			CENTECEN (I
			- GENESEM (large company): 200 kCHF:
			- position accuracy (25um x 25um);
			- Probe card needles: maximum overdrive vs. potential damage to the pads is being evaluated;
			- Test procedure: is the optical (laser) test needed?
			- Specifications for test system, including test procedure, should be prepared by Feb 2015 (Yonsey+CERN).
Esa Prakasa	LIPI	QA	- QA for single pixel chip test
			<ul> <li>Thickness of pads =&gt; is it needed;</li> <li>interconnection (daisy chain) lines,</li> <li>not needed in CMOS chip</li> <li>presence of cracks on the pads</li> <li>missing in presentation: chip dimensions and inspection of quality of the edges;</li> </ul>
			- QA for modules assembly: same tests as for single chip + position of chip wrt external markers (available within field ov view centered around the chip markers)
			- QA for FPC: not yet started
			- Define specifications for visual inspection by Feb 2015
Vito Manzari	INFN	Outer barrel	- Procedure for module assembly
			- Chips are inspected visually before mounting them on the FPC. Can this replace the visual inspection carried out at chip series test?
			- Test System: VME interface only for distribution of power supplies. Should we consider in the next version a standalone power block.
Antonello Di Mauro	INFN	Laser Soldering, Automatic assembly Machine	<ul> <li>Laser soldering</li> <li>Module assembly system</li> <li>Scope of the tendering</li> <li>Specifications</li> <li>Baseline + options</li> </ul>
Bon-Hwi	Pusan	Module Construction	- Setting-up lab for module assembly - Transport test: 6 out of 17 chips
			damaged - Laser soldering QA - Categorize soldering type - Check the measured values - Data analysis
Xiangming Sun	CCNU	Module Assembly at	- Automation of chip placement: automatize the correction of chip final

		CCNU	position.
			- Comment: automation of any other operation is not justified
Arshad Bhatti	COMSATS	Pixel chip simulations	- TCAD simulations: simulations performed for ideal doping profiles (constant average doping with Gaussian spread).
Jibran	COMSATS	Readout Electronics	Test system for IB data transmission: board should be constructed ASAP. One PhD student from CERN will work in close collaboration with COMSATS.
Dong Wang	CCNU	High-speed link evaluation	- Evaluation of GBT link (ongoing) using Xilinx KC705 (ongoing)
			- High-speed data transport (Jesd204b) evaluated using an fast ADC form Analogue Devices and the KC705.
			=> comment: Xilink cannot be used for the implementation of the Readout Unid because sensitive to SEU.
Ann Silapunt	KMUTT	Electronics	<ul><li>Introduction of the group and plans.</li><li>Master student to work on</li><li>Welcome!!!</li></ul>