4th ALICE ITS Upgrade, MFT and O2 Asian Workshop 2014



15 – 16 December 2014, Pusan, South Korea

Visual Metrology of Pixel Chips and Flexible Printed Circuit (FPC) for Physical Quality Assessment

Esa Prakasa, Edi Kurniawan, Adi Nurhadiyatna Indonesian Institute of Sciences, INDONESIA

Outline

Introduction

3D Chip Surface Analysis

Chip Spacing Measurements


Surface Cracking Identification

Summary and Issues


Introduction

- Metrological measurements are required to ensure all of the components used in the ITS detectors satisfy the required specifications.
- Automatic vision inspection is proposed to apply in the fabrication stages of sensor chip and chip mounting on flexible printed circuit.
- The vision system aims to conduct accurate metrology measurment and objective assessment at high speed.

Action Plan Preview



Testing of Sensor Chip and FPC



Research Progress



Outline

Introduction

3D Chip Surface Analysis

Chip Spacing Measurements


Surface Cracking Identification


Summary and Issues

3D Measurement of Chip Surface

 3D image acquisition is required to obtain depth information of the chip surfaces. The information is used in several analyses, such as pad thickness (sensor chip) and inner surface assessment of the solder holes (FPC).








Top view of solder hole

3D scanner

Side view of solder hole

7


3D Surface Acquisition




Chip sample










GFM MikroCAD is used to scan 3D surface of sensor chip




3D surface of sensor chip


Spatial resolution : 1.2 μ m Field of view: 1.6 x 1.2 mm²

Structured Light Projection Method


Thickness of Connection Line




3D Measurement of Line Connection



Thickness of Line Connection






Thickness of line connection: $0.0069 \pm 3.9888 \times 10^{-4} \text{ mm} = 6.9 \pm 0.4 \mu \text{m}^{-11}$


Measurement of Additional Samples

2		3		
	Sample No	Line thickness (mm)	Standard deviation (mm)	
	2	0.0069	4.5331×10 ⁻⁴	
	3	0.0069	4.1794×10 ⁻⁴	
	4	0.0069	3.6813×10 ⁻⁴	-

Thickness of Pad Edge




3D Measurement of Pad Edge



14

Thickness of Pad Edge



Outline

Introduction

3D Chip Surface Analysis


Chip Spacing Measurements

Surface Cracking Identification


Summary and Issues

Chip Spacing Measurement - Motivation

The distances of chip spacing (red arrows) should be less than the tolerable sizes (nominal gap : 100 μm)





Chip Spacing Measurement - Solution




Rotation Testing


Captured image, Not perpendicular (rotated by 10°)





The spacing still can be measured as long as the coordinates of start and end of each line are marked





Outline

Introduction

3D Chip Surface Analysis

Chip Spacing Measurements

Surface Cracking Identification


Summary and Issues

Problem, Objectives, and Proposed Method

Research Problem: How to find the cracks appeared on the chip surface?

Research Objectives:

- The crack can be identified from the chip surface.
- The crack type is able to be classified based on its pattern and size features




Problem, Objectives, and Proposed Method


Research Problem: How to find the cracks appeared on the chip surface?

Research Objectives:


- The crack can be identified from the chip surface.
- The crack type is able to be classified based on its pattern and size features








Original Image from Microscope: W : 2560 H : 1920 Channel : RGB






Adjusting gold colour as an object (Region Of Interest). In this step, we Use HSV feature to distinguish gold with wafer. This step help us to reduce Spackle Noise







Gaussian Blur reduce spackle Noise, afterward we use binarization operation with thresholding.



25



















Comparing the manual groundtruth with crack detected







Outline

Introduction

3D Chip Surface Analysis

Chip Spacing Measurements

Surface Cracking Identification

Summary and Issues

Summary

- 3D scanner can be used to extract depth map of the chip surface. The 2nd order polynomial surface fitting is used to construct the reference surface for thickness determination. The thickness of the line connection (6.9 ± 0.4 µm) and pad edge (2.2 ± 0.6 µm) have been measured and computed by applying the algorithm of 3D surface measurement.
- Hough Transform can be used to detect all available connection lines. Spacing between two
 parallel lines can be calculated based on Pixel coordinates of the lines. The pixel distance is then
 converted to the real distance according the scaling factor of spatial resolution.
- Pre and post processing methods have been applied to reduce the image noises in surface cracking identification.

Issues

- Chip specifications (type, size, material, etc.) are required to validate measurement result of the proposed algorithm. Some chip samples are needed to be observed and studied in LIPI's lab.
- Need more picture of: chip, FPC, mounted chip of FPC, and the layout diagram as reference.
- Processing speed needs to be increased, e.g. the cracking identification algorithm => 0.05 s.
- The cracking identification algorithm will be improved to handle speckle noises on the image. Its appearance looks similar with the crack patterns.

ThankYou