

Field Programmable Gate Arrays

Hannes Sakulin CERN / PH-CMD

Sixth International School of Trigger and Data Acquisition Rio de Janeiro, Brazil, 3 Feb 2015



What is a Field Programmable Gate Array? .. a quick answer for the impatient

- An FPGA is an integrated circuit
 - Mostly digital electronics
- An FPGA is programmable in the in the field (=outside the factory), hence the name "field programmable"
 - Design is specified by schematics or with a hardware description language
 - Tools compute a programming file for the FPGA
 - The FPGA is configured with the design
 - Your electronic circuit is ready to use

With an FPGA you can build electronic circuits ...

... without using a soldering iron

... without plugging together existing modules

... without having a chip produced at a factory



Outline

- Quick look at digital electronics
- Short history of programmable logic devices
- FPGAs and their features
- Programming techniques
- Design flow
- Example Applications in the Trigger and DAQ domain

Digital electronics

The building blocks: logic gates

Truth table

C equivalent


AND gate



INPUT		OUTPUT
Α	В	A AND B
0	0	0
0	1	0
1	0	0
1	1	1

q = a && b;

OR gate



		OUTPUT
Α	В	A + B
0	0	0
0	1	1
1	0	1
1	1	1

 $q = a \parallel b$;


Exclusive OR gate XOR gate



INPUT		OUTPUT
Α	В	A XOR B
0	0	0
0	1	1
1	0	1
1	1	0

q = a != b;

Combinatorial logic (asynchronous)



Outputs are determined by Inputs, only


Example: Full adder with carry-in, carry-out

A	В	C _{in}	S	Cout
0	0	0	0	0
1	0	0	1	0
0	1	0	1	0
1	1	0	0	1
0	0	1	1	0
1	0	1	0	1
0	1	1	0	1
1	1	1	1	1

Combinatorial logic may be implemented using Look-Up Tables (LUTs)


LUT = small memory

(Synchronous) sequential logic



Outputs are determined by Inputs and their History (Sequence) The logic has an internal state

2-bit binary counter




D Flip-flop:

samples the data at the rising (or falling) edge of the clock

The output will be equal to the last sampled input until the next rising (or falling) clock edge

D Flip-flop (D=data, delay)

Synchronous sequential logic




Using Look-Up-Tables and Flip-Flops any kind of digital electronics may be implemented


Of course there are some details to be learnt about electronics design ...


Programmable digital electronics

Long long time ago ...



Simple Programmable Logic Devices (sPLDs) a) Programmable Read Only Memory (PROMs)






Late 60's

Unprogrammed PROM (Fixed AND Array, Programmable OR Array)


Simple Programmable Logic Devices (sPLDs) b) Programmable Logic Arrays (PLAs)




Unprogrammed PLA (Programmable AND and OR Arrays)

Most flexible but slower


Simple Programmable Logic Devices (sPLDs) c) Programmable Array Logic (PAL)






Unprogrammed PAL (Programmable AND Array, Fixed OR Array)

Complex PLDs (CPLDs)




Coarse grained 100's of blocks, restrictive structure (EE)PROM based

FPGAs ...




FPGAs




Fine-grained: 100.000's of blocks today: up to 4 million logic blocks

Programmable Input / Output pins

LUT-based Fabrics




Typical LUT-based Logic Cell



Xilinx: logic cell, Altera: logic element


- LUT may implement any function of the inputs
- Flip-Flop registers the LUT output
- May use only the LUT or only the Flip-flop
 LUT may alternatively be configured a shift register
 Additional elements (not shown): fast carry logic

Clock Trees




Clock trees guarantee that the clock arrives at the same time at all flip-flops

Clock Managers




Embedded RAM blocks




Today: Up to ~100 Mbit of RAM

Embedded Multipliers & DSPs




Soft and Hard Processor Cores

- Soft core
 - Design implemented with the programmable resources (logic cells) in the chip
- Hard core
 - Processor core that is available in addition to the programmable resources
 - E.g.: Power PC, ARM




General-Purpose Input/Output (GPIO)




Today: Up to 1200 user I/O pins
Input and / or output
IO standard (such as LVTTL, LVDS)
programmable
Single signals or differential pairs


High-Speed Serial Interconnect

- Using differential pairs
- Latest serial transceivers:
 10 Gb/s up to 56 Gb/s
- FPGAs with Tbit/s IO bandwidth
- PCI Express
 - Gen2: 5 Gb/s per lane
 - Gen3: 8 Gb/s per lane up to 8 lanes / FPGA
 - Hard and soft macros
- 10 Gb/s, 40 Gb/s, 100 Gb/s Ethernet





Ever-decreasing feature size



- Higher capacity
- Higher speed
- Lower power consumption

130 nm Xilinx Virtex-2

28 nm Xilinx Virtex-7 / Altera Stratix V

16 nm Xilinx UltraScale

14 nm Altera Stratix 10

4 million logic cells 2 million logic cells

Trends

- Look-up-tables with more inputs (5 or 6)
- Speed of logic increasing
- Speed of serial links increasing (multiple Gb/s)
 - Even time-critical applications such as trigger are moving from parallel to serial links
- More hard macro cores (CPUs, Ethernet MAC, Memory interfaces, PCI express ...)
- Sophisticated soft macros
 - CPUs
 - Gb/s MACs
 - Memory interfaces (DDR2/3/4)
- Processor-centric architectures
 System on a Chip (SoC)
 - Multi-core processor + FPGA logic (Xilinx ZYNQ, Altera Stratix 10)

FPGA – ASIC comparison

FPGA

- Rapid development cycle (minutes / hours)
- May be reprogrammed in the field (firmware upgrade)
 - New features
 - Bug fixes
- Low development cost
 - You can get started with a \$200 development board and free software




ASIC


- Higher performance
- Analog designs possible
- Better radiation hardness
- Long development cycle (weeks / months)
- Design cannot be changed once it is produced
- Extremely high development cost
 - ASICs are produced at a semiconductor fabrication facility ("fab") according to your design
- Lower cost per device compared to FPGA, when large quantities are needed


Programming techniques

Fusible Links (not used in FPGAs)




Antifuse Technology





EPROM Technology


Erasable Programmable Read Only Memory



Intel, 1971

EEPROM and FLASH Technology


Electrically Erasable Programmable Read Only Memory



EEPROM: erasable word by word

FLASH: erasable by block or by device


SRAM-Based Devices




Multi-transistor SRAM cell

Summary of Technologies


Technology	Symbol	Predominantly associated with	
Fusible-link		SPLDs	
Antifuse		FPGAs	
EPROM	一片	SPLDs and CPLDs	
E ² PROM/ FLASH	一片	SPLDs, CPLDs, and FPGAs	
SRAM	SRAM —	FPGAs (some CPLDs)	



Design Considerations (SRAM Config.)




Configuration at power-up




Typical FPGA configuration time: milliseconds

Programming via JTAG

Joint Test Action Group



Programming from a host PC



Major Manufacturers

Xilinx

- **EXILINX**.
- First company to produce FPGAs in 1985
- About 45-50% market share, today
- SRAM based CMOS devices
- Altera
 - About 40-45% market share
 - SRAM based CMOS devices
- Actel
 - Anti-fuse FPGAs
 - Flash based FPGAs
 - Mixed Signal
- Lattice Semiconductor
 - SRAM based with integrated Flash PROM








FPGA development

Design entry

Schematics




- Graphical overview
- Can draw entire design
- Use pre-defined blocks

Hardware description language VHDL, Verilog

- Can generate blocks using loops
- Can synthesize algorithms
- Independent of design tool
- May use tools used in SW development (CVS, SVN ...)

Mostly a personal choice depending on previous experience

Schematics



Hardware Description Language

- Similar to a programming language
- Common HDLs
 - VHDL
 - Verilog
 - AHDL (Altera specific)
- Newer trends
 - C-like languages (handle-C, System C)
 - Labview


Example: VHDL

```
architecture behavioral of VMERea is
 signal vme_en_i : std_logic;
 signal 0 : std_logic_vector(15 downto 0);
begin -- behavioral
 vme_addr_decode : process (vme_addr, vme_en) is
   variable my_addr_vec : std_logic_vector(vme_addr'high downto 0);
   variable selected : boolean:
  begin -- process vme_addr_decode
    mv_addr_vec := std_logic_vector( TO_UNSIGNED ( mv_vme_base_address, vme_addr'high+1 ) );
   selected := my_addr_vec(vme_addr'high downto 1) = vme_addr(vme_addr'high downto 1);
   vme_en_i <= '0' :</pre>
   if selected then
    vme_en_i <= vme_en;</pre>
   end if:
  end process vme_addr_decode;
  reg: process (vme_clk, reset) is
  begin -- process rea
   if reset = '1' then
                                     -- asynchronous reset
        0 <= init_val;</pre>
        vme_en_out <= '0';</pre>
   elsif vme_clk'event and vme_clk = '1' then -- rising clock edge
     vme_en_out <= vme_en_i;</pre>
     if vme_en_i = '1' and vme_wr = '1' then
       0 <= vme_data;</pre>
     end if:
   end if:
  end process reg;
  data <= 0:
 vme_data_out <= Q;</pre>
end behavioral;
```


Looks like a programming language

 All statements executed in parallel, except inside processes


Schematics & HDL combined




Design flow




Floorplan (Xlinx Virtex 2)



Manual Floor planning




For large designs, manual floor planning may be necessary




Routing congestion
Xilinx Virtex 7 (Vivado)


Floorplan (Altera Stratix 4)



Simulation




Embedded Logic Analyzers




FPGA applications in the Trigger & DAQ domain


First-Level Trigger at Collider



Pipelined Logic



Pipelined Logic – a clock cycle later



Why are FPGAs ideal for First-Level Triggers?

- They are fast
 - Much faster than discrete electronics (shorter connections)
- Many inputs
 - Data from many parts of the detector has to be combined

Low latency

- All operations are performed in parallel
 - Can build pipelined logic
- They can be re-programmed
 - Trigger algorithms can be optimized


High performance

Trigger algorithms implemented in FPGAs

- Peak finding
- Pattern Recognition
- Track Finding
- Energy summing
- Sorting
- Topological Algorithms (invariant mass)
- Trigger Control system
- Fast signal merging

Many more ...

Example 1: CMS Global Muon Trigger



 The CMS Global Muon trigger receives 16 muon candidates from the three muon systems of CMS

It merges different measurements for the same muon and finds the best 4 over-all muon candidates

Input: ~1000 bits@ 40 and 80 MHz

Output: ~50 bits @ 80MHz


Processing time: 250 ns

 Pipelined logic one new result every 25 ns


10 Xilinx Virtex-II FPGAs

- up to 500 user I/Os per chip
- Up to 25000 LUTs per chip used
- Up to 96 x 18kbit RAM used

CMS Global Muon Trigger main FPGA




Example 2: New µTCA board for CMS trigger upgrade based on Virtex 7



MP7, Imperial College

Virtex 7 with 690k logic cells
80 x 10 Gb/s transceivers bi-directional
72 of them as optical links on front panel
To be deployed in CMS trigger in 2015 and 2016



FPGAs in Data Acquisition


- Frontend Electronics
 - Pedestal subtraction
 - Zero suppression
 - Compression
 - ...
- Custom data links
 - E.g. SLINK-64 over copper
 - Several serial LVDS links in parallel
 - Up to 400 MB/s
 - SLINK/SLINK-express over optical
- Interface from custom hardware to commercial electronics
 - PCI bus, VME bus, Myrinet, 10 Gb/s Ethernet etc.

Example 3: CMS Front-end Readout Link (Run-1)


- SLINK Sender Mezzanine Card: 400 MB / s
 - 1 FPGA (Altera)
 - CRC check
 - Automatic link test

Commercial Myrinet Network Interface Card on internal PCI bus

- Front-end Readout Link Card
 - 1 main FPGA (Altera)
 - 1 FPGA as PCI interface
 - Custom Compact PCI card
 - Receives 1 or 2 SLINK64
 - 2nd CRC check
 - Monitoring, Histogramming
 - Event spy



Example 4: CMS Readout Link for Run-2 installed in 2014



Myrinet NIC replaced by custom-built card ("FEROL")

Cost effective solution (need many boards)
Rather inexpensive FPGA + commercial chip to combine 3 Gb/s links to 10 Gb/s

FEROL (Front End Readout Optical Link)

Input: 1x or 2x SLINK (copper)


1x or 2x 5Gb/s optical

1x 10Gb/s optical

Output: 10 Gb/s Ethernet optical

TCP/IP sender in FPGA

Example 4: CMS Readout Link for Run-2



FEROL (Front End Readout Optical Link)

Input: 1x or 2x SLINK (copper)

1x or 2x 5Gb/s optical

1x 10Gb/s optical

Output: 10 Gb/s Ethernet optical

TCP/IP sender in FPGA

FPGAs in other domains

- Set-top boxes
- Medical imaging
- Computer vision
- Speech recognition
- Cryptography
- Bioinformatics
- Aerospace
- Defense


- Digital Signal Processing
- ASIC Prototyping
- High performance computing
 - Computations performed by FPGA: FFT, Convolution
- Reconfigurable computing


Acknowledgement

 Parts of this lecture are based on material by Clive "Max" Maxwell, author of several books on FPGAs. Many thanks for his kind permission to use his material!

Web lecture: courses.techonline.com Max@techbites.com, www.TechBites.com

Lab 5: Programming an FPGA





You are going to design the digital electronics inside this FPGA!