

Introduction to Data Acquisition



ISOTDAQ 2015: 6th International School of Trigger and Data Acquisition

Rio de Janeiro, 28 Jan 2015

Andrea.Negri@pv.infn.it

- Lecture inherited from **Wainer Vandelli**
 - Material and ideas have been taken from:
 - CERN Summer Student lectures, **N.Neufeld** and **C.Gaspar**
 - the “Physics data acquisition and analysis” lessons given by **R.Ferrari** at the University of Parma, Italy
- Errors and flaws are mine




- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself



- Data AcQuisition is not an exact science
- DAQ is an alchemy of physics, electronics, networking, hacking and experience
 - ..., money and manpower matter as well
- Aim of this lesson is to introduce the basic DAQ concept avoiding as many technological details as possible
 - The following lectures will cover these aspects
- I'll mostly refer to DAQ in High-Energy Physics



- Overall the main role of T & DAQ is to process the signals generated in a detector and saving the interesting information on a permanent storage




- Trigger

- Either selects interesting events or rejects boring ones, in real time
- i.e. with minimal *controlled* **latency**
 - time it takes to form and distribute its decision




- DAQ

- Gathers data produced by detectors: **Readout**
- Possibly feeds several trigger levels
- Forms complete events: **Event Building**
- Stores event data: **Data Logging**
- Provides **Run Control, Configuration** and **Monitoring** facilities




**Data
Flow**





- Introduction
 - What is DAQ?
 - Overall framework
- **Basic DAQ concepts**
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself





- Es: measure temperature at a fixed frequency
 - ADC performs analog to digital conversion, **digitization** (our front-end electronics)
 - CPU does readout and processing
- System clearly limited by the time τ to process an “event”
 - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:
 - $\tau = 1 \text{ ms} \rightarrow R = 1/\tau = 1 \text{ kHz}$







- Es: measure temperature at a fixed frequency
 - ADC performs analog to digital conversion, **digitization** (our front-end electronics)
 - CPU does readout and processing
- System clearly limited by the time τ to process an “event”
 - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:
 - $\tau = 1 \text{ ms} \rightarrow R = 1/\tau = 1 \text{ kHz}$





Physical View





- Es: measure temperature at a fixed frequency
 - ADC performs analog to digital conversion, **digitization** (our front-end electronics)
 - CPU does readout and processing
- System clearly limited by the time τ to process an “event”
 - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:
 - $\tau = 1 \text{ ms} \rightarrow R = 1/\tau = 1 \text{ kHz}$





- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A **physics** trigger is needed
 - delay compensate for **trigger latency**
 - **Discriminator**: generate an output signal only if amplitude of input pulse is greater than a certain threshold





- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A **physics** trigger is needed
 - delay compensate for **trigger latency**
 - **Discriminator**: generate an output signal only if amplitude of input pulse is greater than a certain threshold





- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate $f = 1$ kHz, i.e. $\lambda = 1$ ms
 - and, as before, $\tau = 1$ ms





- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate $f = 1 \text{ kHz}$, i.e. $\lambda = 1 \text{ ms}$
 - and, as before, $\tau = 1 \text{ ms}$




- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate $f = 1 \text{ kHz}$, i.e. $\lambda = 1 \text{ ms}$
 - and, as before, $\tau = 1 \text{ ms}$



- **Busy logic** avoids triggers while the system is busy in processing
 - E.g.: using an AND port and a latch (flip-flop)
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)





• Which (average) DAQ rate can we achieve now?



- Reminder: with a clock trigger and $\tau = 1 \text{ ms}$ the limit is 1 kHz

- **Busy logic** avoids triggers while the system is busy in processing
 - E.g.: using an AND port and a latch (flip-flop)
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)

• Which (average) DAQ rate can we achieve now?



- Definitions

- **f** average rate of physics phenomenon (input)
- **v** average rates of DAQ (output)
- **τ : deadtime**, the time the system requires to process an event, without being able to handle other triggers
- the probability that DAQ is busy $P[\text{busy}] = v \tau$
- the probability that DAQ is free $P[\text{free}] = 1 - v \tau$

- Therefore:

$$v = f P[\text{free}] \Rightarrow v = f(1 - v \tau) \Rightarrow v = \frac{f}{1 + f \tau} < f$$

$$\epsilon = \frac{N_{\text{saved}}}{N_{\text{tot}}} = \frac{1}{1 + f \tau} < 100\%$$

- Definitions

- **f** average rate of physics phenomenon (input)
- **v** average rates of DAQ (output)
- **τ : deadtime**, the time the system requires to process an event, without being able to handle other triggers
- the probability that DAQ is busy $P[\text{busy}] = v \tau$
- the probability that DAQ is free $P[\text{free}] = 1 - v \tau$

- Therefore:

$$v = f P[\text{free}] \Rightarrow v = f(1 - v \tau) \Rightarrow v = \frac{f}{1 + f \tau} < f$$

$$\epsilon = \frac{N_{\text{saved}}}{N_{\text{tot}}} = \frac{1}{1 + f \tau} < 100\%$$


- Due to stochastic fluctuations
 - DAQ rate always $<$ physics rate
 - Efficiency always $<$ 100%



$$v = \frac{f}{1+f\tau} < f$$

$$\epsilon = \frac{1}{1+f\tau} < 100\%$$



- So, in our specific example

$$\left| \begin{array}{l} f = 1 \text{ kHz} \\ \tau = 1 \text{ ms} \end{array} \right. \rightarrow \left| \begin{array}{l} v = 500 \text{ Hz} \\ \epsilon = 50\% \end{array} \right.$$







- In order to obtain $\epsilon \sim 100\%$ (i.e.: $v \sim f$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$
 - E.g.: $\epsilon \sim 99\%$ for $f = 1 \text{ kHz}$ $\rightarrow \tau < 0.1 \text{ ms}$ $\rightarrow 1/\tau > 100 \text{ kHz}$
 - To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a factor 10.
- How can we mitigate this effect?






- In order to obtain $\epsilon \sim 100\%$ (i.e.: $v \sim f$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$
 - E.g.: $\epsilon \sim 99\%$ for $f = 1 \text{ kHz}$ $\rightarrow \tau < 0.1 \text{ ms}$ $\rightarrow 1/\tau > 100 \text{ kHz}$
 - To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a factor 10.
- How can we mitigate this effect?



- In order to obtain $\epsilon \sim 100\%$ (i.e.: $v \sim f$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$
 - E.g.: $\epsilon \sim 99\%$ for $f = 1$ kHz $\rightarrow \tau < 0.1$ ms $\rightarrow 1/\tau > 100$ kHz
 - To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a factor 10!
- How can we mitigate this effect?






- Input fluctuations can be absorbed and smoothed by a queue
 - A First In First Out can provide a ~steady and **de-randomized** output rate





- It introduces additional latency to the data path
- The effect of the queue depends on its depth

- Input fluctuations can be absorbed and smoothed by a queue
 - A First In First Out can provide a ~steady and **de-randomized** output rate




- It introduces additional latency to the data path
- The effect of the queue depends on its depth




- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $\rho > 1$, the system is overloaded
 - $\rho \ll 1$, the output is over-designed
 - $\rho \sim 1$, using a queue, high efficiency can be obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required


- Almost 100% efficiency with minimal deadtime achievable if
 - ADC is able to operate at rate $\gg f$
 - Data processing and storing operate at a rate $\sim f$
- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of “unnecessary” fast components
- Could the delay be replaced with a “FIFO”?
 - Analog pipelines \rightarrow Heavily used in LHC DAQs



- Almost 100% efficiency with minimal deadtime achievable if
 - ADC is able to operate at rate $\gg f$
 - Data processing and storing operate at a rate $\sim f$
- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of “unnecessary” fast components
- Could the delay be replaced with a “FIFO”?
 - Analog pipelines, heavily used in LHC DAQs




- Particle collisions are synchronous
 - So, do we still need de-randomization buffers?
- Trigger rejects uninteresting events
 - Good events are unpredictable
- Even if collisions are synchronous, the time distribution of triggers is random
 - De-randomization is still needed




- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- **Scaling up**
 - Readout and Event Building
 - Buses vs Network
- Do it yourself




- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




- Adding more channels requires a hierarchical structure committed to the data handling and conveyance



- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




- Buffering usually needed at every level



- Reading out data or building events out of many channels requires many components


- In the design of our hierarchical data-collection system, we have better define “building blocks”
- Eg: readout crates, event building nodes, daq slices ...



- How to organize the interconnections inside the building blocks and between building blocks?


- Two main classes: **bus** or **network**

- Warning: buses and network are generic concepts that can be easily confused with their most common implementations



- Reading out data or building events out of many channels requires many components


- In the design of our hierarchical data-collection system, we have better define “building blocks”
- Eg: readout crates, event building nodes, daq slices ...






- How to organize the interconnections inside the building blocks and between building blocks?

- Two main classes: **bus** or **network**


- Warning: buses and network are generic concepts that can be easily confused with their most common implementations



- Examples: VME, PCI, SCSI, Parallel ATA, ...
 - local, external, crate, long distance, ...
- Devices connected via a **shared bus**
 - Bus → group of electrical lines
- Sharing implies **arbitration**
 - Devices can be **master** or **slave**
 - Devices can be addresses (uniquely identified) on the bus





- Simple :-)
 - Fixed number of lines (bus-width)
 - Devices have to follow well defined interfaces
 - Mechanical, electrical, communication, ...
- **Scalability** issues :-(
 - Bus bandwidth is shared among all the devices
 - Maximum bus width is limited
 - Maximum bus frequency is inversely proportional to the bus length
 - Maximum number of devices depends on bus length
 - On the long term, other “effects” might limit the scalability of your system




- On the long term, other “effects” might limit the scalability of your system

- Examples:
 - Telephone, Ethernet, Infiniband, ...
- All devices are **equal**
 - Devices communicate directly with each other sending messages
 - No arbitration, simultaneous communications
- In switched networks, **switches** move messages between sources and destinations
 - Find the right path
 - Handle **congestions** (two messages with the same destination at the same time)
 - The key is buffering



- Networks scale well
 - They are the backbones of LHC DAQ systems



- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- **Do it yourself**



- Study the trigger properties
 - Periodic or stochastic, continuous or bunched
- Consider the needed efficiency
 - It is good to keep operation margins, but avoid over-sizing
- Identify the fluctuation sources and size adequate buffering mechanisms
 - Watch out: (deterministic) complex systems introduce fluctuations: multi-threaded software, network communications, ...
- An adequate buffer is not a huge buffer
 - Makes your system less stable and responsive, prone to divergences and oscillations. Overall it decreases reliability



- Keep it simple, keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require perseverance
 - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...

- Keep it simple, keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require perseverance
 - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...

DON'T PANIC

