



### Trigger/DAQ design: from test beam to medium size experiments






### How do we go



← from here




to here  $\rightarrow$ 

ISOTDAQ2015, Rio de Janeiro

TDAQ Scaling - Sergio Ballestrero

# Outline




- Step 1: Increasing the rate
- Step 2: Increasing the sensors
- Step 3: Multiple Front-Ends
- Step 4: Multi-level Trigger
- Step 5: Data-Flow control
- Trends, choices
- Extra slides:
  - a warning word on networks
  - an example of trigger/DAQ validation

# Step One: increasing the rate


### Processing:

- wait for ADC (poll/irq)
- read it
- clear it
- re-format data
- write to storage disk




### **De-randomisation**

 Processing here is an evident bottleneck • Buffering decouples the problem




### ls it over? no.

### Even in a simple DAQ there are many other possible limits




### Is it over? no: the sensor

- Sensors are limited by physical processes, e.g.
  - drift times in gases
  - charge collection in Si
- choose fast processes
- also the (hidden) analog
   F.E. imposes limits
- split the sensors, each gets less rate: "increase granularity"




### Is it over? no: the ADC

- Analog/Digital F.E. is also limited
- Faster ADCs pay the price in precision and power consumption
- Alternatives:
  - analog buffers
  - see Detector Readout and FE lectures




### Is it over? no: the Trigger

- A simple trigger is fast (so I lied, not an issue?)
- a complex trigger logic may not be so fast even when all in hardware
- to get a single answer all information must be collected in a single point
  - in one step:
     too many cables
  - in many steps: delays



### Is it over? no: the dataflow


- Data Processing is quite easy and scalable
- Data Transport may not be easy
- Final storage is
   expensive
   (and at some point not easy
   either)



# A little example

- HPGe + Nal Scintillator High res spectroscopy and beta+ decay identification
- minimal trigger with busy logic
- Peak ADC with buffering, zero suppression
- VME SBC with local storage
- Rate limit ~14kHz
  - HPGe signal shaping for charge collection
  - PADC conversion time
- 3x12 bits data size (coincidence in an ADC channel) +32bit ms timestamp
- Root for monitor & storage

# Readout (ADC) CAEN




Ge crystal for isotope identification




### Step two: increasing the sensors

- More granularity at the physical level
- Multiple channels (usually with FIFOs)
- Single, all-HW trigger
- Single processing unit
- Single I/O




# multi-channels, single FE PU



- common architecture in test beams and small experiments
- Usually the rates limited by (interesting)
   physics itself, not
   TDAQ system
- or by the sensors

# Bottlenecks: PU and Storage




- A single Processing Unit can be a limit
  - collate / reformat / compress data can be heavy for an F.E. CPU
  - simultaneously writing storage
- Final storage too:
  - VME up to 50MB/s
    -> 1TB in 6h

too many disks in a week!

Laptop SATA disk: 54MB/s; USB2: ~30MB/s


TDAQ Scaling - Sergio Ballestrero

# Solution: Decouple FE from Storage



- A dedicated "Data Collection" unit to format / compress and store
- Free FE for smarter processing or decreased dead time on non-buffered ADCs

# Bottlenecks: Trigger ?




- To reduce data rates

   (to avoid storage issues)
   a non-trivial trigger is needed.
- With the number of channels that a VME can support we may already hit manageability limits for discrete logic
- Integrated, programmable logic came to rescue

## A real example: NA43/63

- Radiation emission effects: Coherent emission in crystals and structured targets, LPM suppression...
- 80~120GeV e- from CERN SPS slow extraction
- 2s spill every 13.5s


- Needs very high angular resolution
- Long baseline + high-res, low material detectors
   → Drift Chambers
- 10 kHz limit on beam for radiation damage
- results in typical 2~3 kHz physics trigger



# A real example: NA43/63

- 30~40 TDC, 6~16 QDC, 0~2 PADC (depends on measurement)
- CAMAC bus 1MB/s, no buffers, no Z.S.
- single PC readout
- NIM logic trigger (FPGA since 2009)
  - pileup rejection
  - fixed deadtime






**TDAQ Scaling - Sergio Ballestrero** 


# Step Three: Multiple FEs

- CERN LEP experiments were typical examples
- complex detectors, not very high rate physics, nor background
- little pileup, limited channel occupancy
- simpler, slow gas-based main trackers



# Event Building ?

- Event "fragments"
  - in detector/sector-specific pipeline
- keep track of which event they belong to
  - timestamp or
  - L1 trigger #
- gather every fragment to single location
   see DAQ Software lecture



## A minimal example




MineralPET Technical Demonstrator :

- 16 position-sensitive scintillators
- 2 \* 32-Ch PeakADC
- 1 \* 64-Ch TDC
- 8 kHz readout, ~256 bytes events
  - single trigger, not interested in absolute rates, so it can run near saturation


- Today's VME modules do buffering, zero suppression etc.
- best throughput achieved by block transfers of full buffers
- as soon as you use more than one module :
  - unpack blocks into events
  - merge data from same event across all sources
- "Network" design collapsed in a single system
- <6kLOC C++ code

## A small size example: NA59

- 80~120GeV efrom CERN SPS slow extraction
- 2s spill every 13.5s




### Radiation polarization conversion in crystals



- Drift Chambers and Delay Wire chambers
- ~10µm resolution
- ~10µrad resolution

# An small size example: NA59




- Main VME+CAMAC FE
- Silicon Tracker FE
- Decoupled "Block Building" and Storage
- SPS: 2s spill in 13.5s take advantage of idle duty cycle for processing & storage
- Physics and detectors limit the rate to ~4kHz
- Event size ~280bytes
   → 840kB/s

not far from LEP data rates!

S.Ballestrero: NA59 T&DAQ @ISOTDAQ 2010


TDAQ Scaling - Sergio Ballestrero

### Bottlenecks?



- Trigger complexity
   vs storage
- Single HW trigger is not sufficient to reduce rate
- Introduce L2 Trigger
- Introduce HLT

# Step four: Multi-level trigger




- More complex filters
- but slower
- applied later in the chain

### see Trigger lectures

#### LEP

- 10<sup>5</sup> channels
- 22µs crossing rate
  - no event overlap
- single interaction
- L1 ~10<sup>3</sup> Hz
- L2 ~10<sup>2</sup> Hz
- L3 ~10<sup>1</sup> Hz
- 100kB/ev  $\rightarrow$  1MB/s

### ATLAS: oh my!




#### ATLAS T&DAQ Why & How, L. Mapelli @ISOTDAQ 2010

TDAQ Scaling - Sergio Ballestrero


# Actually, it's "just"

- Still 3-level trigger
- buffers everywhere
- L2 on CPU, not HW, but limited to ROIs
- L3 using offline algorithms
- "economical" design: the least CPU and network for the job

see "TDAQ for LHC" lecture



### CMS: oh my!



CMS TDAQ Design - S. Cittolin @ISOTDAQ 2010

ISOTDAQ2015, Rio de Janeiro


TDAQ Scaling - Sergio Ballestrero

Page 28


# Actually it's "just"

- Only two trigger levels
- Intermediate event building step (RB)
- larger network switching

see "TDAQ for LHC" lecture



## Step Five: Data Flow control




- Buffers are not the final solution: they can overflow
  - bursts
  - unusual event sizes
- Discard
  - local, or
  - "backpressure", tells lower levels to discard
  - up the chain to a single point, else efficiency becomes unknown
  - respect (event) democracy

Who controls the flow? The FE (push) or the EB (pull)

TDAQ Scaling - Sergio Ballestrero


# A push example: Kloe

- DAΦNE e<sup>+</sup>e<sup>-</sup> collider in Frascati
   10<sup>5</sup> channels
- CP violation parameters in the Kaon system
- "factory": rare events in a high rate beam



- 2.7ns crossing rate
  - but rarely event overlap
  - "double hit" rejection
- L1 ~104 Hz
   2µs fixed dead time
- HLT ~10<sup>4</sup> Hz
   ~COTS, cosmic rejection only
- $5kB/ev \rightarrow 50MB/s$  [design]

## A push example: Kloe



- High rate of small events
- Fixed L1 dead time: 2µs
- deterministic FDDI network
- not so much need for buffering at FE
- push architecture
   vs pull used in ATLAS
   see DAQ Software lecture
- try EB load redistribution before resorting to backpressure

Novel DAQ and Trigger Methods for the KLOE experiment, ICHEP 2000

# Which LHC experiment has a somewhat similar dataflow architecture ?

ISOTDAQ2015, Rio de Janeiro

TDAQ Scaling - Sergio Ballestrero


## LHCb: dataflow is network




### From Front-End to Hard Disk

- O(10<sup>6</sup>) Front-end channels
- 300 Read-out Boards with 4 x 1 Gbit/s network links
- 1 Gbit/s based Read-out network
- 1500 Farm PCs
- >5000 UTP Cat 6 links
- 1 MHz read-out rate
- Data is pushed to the Event Building layer. There is no re-send in case of loss
- Credit based load balancing and throttling


The LHCb Data Acquisition during LHC Run 1 CHEP 2013



more info in "TDAQ for the LHC experiments"



### Trends



- Integrate synchronous, low latency in the front end
  - the limitations discussed do not disappear, but become "local"
  - all-HW implementation
  - isolated in a replaceable(?) component
- Use networks as soon as possible

- Deal with dataflow instead of latency
- Use COTS network and processing
- Use "network" design already at small scale
  - easily get high performance with commercial components
- (6) It is easier to move a problem around (for example, by moving the problem to a different part of the overall [network] architecture) than it is to solve it.
- (6a) (corollary). It is always possible to add another level of indirection.

RFC 1925 The Twelve [Networking] Truths

# To reach dataflow

which technologies do you need? when?

### COTS modules


flexible, low effort, once-off systems

- NIM
  - analog FE
  - simple trigger logic
  - ADC mostly obsolete
- CAMAC very obsolete
- VME
  - ADC with buffering
  - trigger logic
  - FE CPU (SBC or external PC)
- etc, see Modular Electronics not so many in newer standards yet


### Custom boards

application-specific, higher effort, "best" can use standard formats & links

- DIY electronics
  - analog FE
  - ADC
- FPGA
  - trigger logic
  - FE CPU core not yet good enough for TCP/IP?
  - etc
- microcontrollers and "embedded" CPUs




# Summary of examples



	NA43	NA59	NA63	MinPET TD	MinPET Proto
Year	1992	1999	2009	2007	2015
Analog FE	NIM	NIM	NIM	NIM HD	custom
Trigger	NIM	NIM	FPGA	NIM+VME	FPGA
ADC	CAMAC	CAMAC/VME	CAMAC	VME	custom
with buffer?	no	no/yes	no	yes, large	no
FE PU		VME/PC		VME SBC	CPU
BE PU	PC	PC	PC	PC	PC
storage		10		. 0	

### Back to basics ?



• (12) In [protocol] design, perfection has been reached not when there is nothing left to add, but when there is nothing left to take away.

RFC 1925 The Twelve [Networking] Truths


After adding all these levels of buffering, indirection, preselection, pre-preselection..

What if we threw it all away?

Well, sometimes we can, sometimes we can't.

see TDAQ for the LHC experiments

### Extra Slides



# A warning word on networks

#### wearing my SysAdmin hat...

- yes, network is the way
- but ethernet & IP networking need many other considerations - security, reliability etc
- what is ok on your lab bench may not be fine elsewhere
- if you are designing a networked Front End or similar, speak with the systems and network admins of your experiment today
- and yes, ethernet inside ATCA counts too...

Trigger

# Validation of Trigger/DAQ

You heard it before:

Be prepared to face the unexpected

Markus

Triggers need to be validated Francesca

Watch out for dead time Enrico


DON'T PANIC!

Andrea

So what do you actually do?

- Check each detector behaves well
- Check that the triggers actually select the physics you want
- Check the deadtime is what you should expect
- Check that the T/DAQ does not skew your results


### NA59 Trigger - physical view



- Different types of events get different pre-scaling before readout
  - Give more chances to interesting (Rad, Pair) events, reduce storage
- Add calibration events in the mix
- Reject event if another particle arrives within drift time of DCs
  - Would not be distinguishable so no central drift chambers at LHC exp.
- Fully implemented in HW discrete NIM modules, about 2 crates

### NA59: Validate Trigger & DAQ

- Instrument your DAQ for performance
  - But careful because gettimeofday yields!
- Check dead time via  $\Delta t_{event}$ 
  - Most Probable 205µs, avg 275µs
  - minimum 170µs
  - VME readout time 160µs (bus analyzer)
  - 60µs CAMAC ADC (Lecroy 2249A)
- Compare with real rates
  - Scalers with no busy veto



### NA59: Validate Trigger & DAQ

- Instrument your DAQ for performance
  - But careful because gettimeofday yields!
- Check dead time via  $\Delta t_{event}$ 
  - Most Probable 205µs, avg 275µs
  - minimum 170µs
  - VME readout time 160µs (bus analyzer)
  - 60µs CAMAC ADC (Lecroy 2249A)
- Compare with real rates
  - Scalers with no busy veto
- Compare for different trigger types (democratic trigger)
- Analyse minimum-bias (Norm) events to check that the HW trigger cuts actually behave as expected

