

Resistive anode studies

D. Attié, P. Colas, E. Delagnes, M. Dixit, A. Giganon, M. Riallot, F. Senée, S. Turnbull




**Micromegas Large Prototype
panels**

Studies on resistive coatings


The panels

PCBs have been produced
4 with the Saclay routing in
6 layers (delivered early
June)


4 with the CERN routing
with 4 layers (August)



RD51 - Paris, Oct. 14, 2008



P. Colas - Resistive anode






RD51 - Paris, Oct. 14, 2008


P. Colas - Resistive anode


Test setup at Saclay

Tests in gas
were performed
in our lab

(one faulty pad
had to be
disconnected)










Pedestals with all channels connected to the detector with flat cables

$\langle \sigma \rangle = 5.6 \text{ ADC} / 4096$




Tests at Saclay with a ^{55}Fe source




ADC for each pad

SUMMARY	
Mean x	20.89
Mean y	2.487
RMS x	2.728
RMS y	1.718




ADC for each pad

SUMMARY	
Entries	1120
Mean x	11.28
Mean y	12.28
RMS x	2.677
RMS y	0.78



ADC for each pad



Several techniques are being tested for the resistive coating


- 1) Carbon-loaded kapton. An old technique first tested in Carleton, using a Dupont film 1 MOhm/sq. Improvements on application of the resistive foil and switch to bulk.

First results promising. One panel recently produced.



2) Prepreg+ screen printing

This has been tried at CERN. 2 prototypes of 10x10 cm (2 and 8 MOhm/sq) have been tried at Saclay. There is not clear evidence that they are spark protected. Even one of the detector has been damaged by the HV during the test. Still such a layer will be applied to a CERN panel.



Plasma deposition of thin layers (N. Wyrsh, Neuchatel, used for SiProt)

Preliminary tests going on. Next step: make a small bulk 12x14 cm² with 2 layers of different resistivity, and then cover a PCB with pads and make a bulk out of it



Future plans



Take beam data in the magnet in the period of weeks 44-45-46 (+1?) depending on the field cage status. Then other periods with various PCBs in 2009.

Start R&D for electronics on a mezzanine PCB. Should be ready for early 2010.

- R&D to optimize protection compactness
- Development to test AFTER chips at the wafer level
- new card design

Make 7 fully equipped modules (250 Watts)

Start cooling and integration studies

