

The NSW Trigger Processor Hardware Selection Criteria

Preliminary Design Review

João Guimarães da Costa
Harvard University

(for the NSW Trigger Processor Working Group)

(thanks to John Oliver and Nathan Felt
for the internal review of the two options)

NSW PDR - CERN

February 13, 2015

<https://indico.cern.ch/event/354058/>

Specifications Comparisons

- ▶ **ATCA carrier boards have required interfaces**
- ▶ **Xilinx Virtex FPGAs with required resources**
 - ▷ **Footprints: 485T upgradable to 690T**
- ▶ **Optical I/O for Detector Data and Sector Logic**
 - ▷ **Each Trigger Processor should be capable of operating independently**
 - ▷ **Needs 14 fiber output running at 6.4 Gbps**
 - ▷ **Needs 32 fiber inputs (4.8 Gbps for MM, perhaps 6 Gbps for sTGC)**
 - ▷ **SRS Mezzanine**
 - ▷ **Avago μ Pod optical modules: 3 transmitters + 3 receivers**
 - ▷ **36 i/o channels**
 - ▷ **LAr Mezzanine**
 - ▷ **Avago μ Pod optical modules: 4 transmitters + 4 receivers**
 - ▷ **48 i/o channels ==> 36 i/o channels**

Specifications Comparisons

▶ Mezzanine to mezzanine lateral communication

▶ 8 candidates need to be transferred in 1 BC

▷ 21 bits of data (2+5+6+8) x 8 candidates + 6 bits (BCID) + 1 (overflow)

Field:	sTGC type	MM type	$\Delta\theta$ (mrad)	ϕ index	R index	spare
Num of bits:	2	2	5	6	8	1

▷ = 175 bits/BC = 7.0 Gbps

▶ SRS Mezzanine:

▷ Two TP FPGA per card (MM + sTGC) with 64 low-latency LVDS connections

▷ Connections need to run at least at 110 MHz

Specifications Comparisons

▶ LAr Mezzanine:

- ▶ Each FPGA in independent card, connected by 8 low-latency LVDS lines via FPGA in carrier board
- ▶ Connections tested to ~500 Mbps, but not through the FPGA
- ▶ Designers plan to double the number of lines (16)
 - ▶ Enough to transmit 175 bits at ~440 MHz
 - ▶ A few more would be desirable, specially if we want to use one for a frame

Availability

► LAr Option:

▷ Mezzanine

▷ V2 available (enough for testing one trigger processor using μ TCA crates)

▷ Final in Nov. 2015

▷ ATCA board (in design)

▷ First version in June

▷ Final version in Nov. 2015

► SRS Option:

▷ Mezzanine (in fabrication)


▷ Available in April

▷ ATCA board

▷ First version (with Virtex 6) available — probably enough

▷ Second version (with Kintex 7) in September

Schedule



Selection Criteria

- 1. Delivery of required lateral bandwidth of 7.0 Gbps**
 - ▷ Having more bandwidth to transmit more information within a BC for a possible more complex algorithm in Phase-II is desirable
- 2. Latency of lateral communication**
- 3. Guaranteed support for additions or corrections**
 - ▷ Assurances from US ATLAS for support of Stonybrook are required
 - ▷ Clarification of details of support from Bucharest and commercial company. Guarantee of non-exclusive contract with company.
- 4. Timescale of availability of cards for testing**
- 5. Cost of each option**

Schedule

