Type: poster

The PetaQCD project

Tuesday 24 March 2009 08:00 (20 minutes)

The study and design of a very ambitious petaflop cluster exclusively dedicated to Lattice QCD simulations started in early '08 among a consortium of 7 laboratories (IN2P3, CNRS, INRIA, CEA) and 2 SMEs. This consortium received a grant from the French ANR agency in July, and the PetaQCD project kickoff is expected to take place in January '09. Building upon several years of fruitful collaborative studies in this area, the aim of this project is to demonstrate that the simulation of a 256x128'3 lattice can be achieved through the HMC software, using a machine with a reasonable cost/relia-bility/power consumption. It is expected that this machine can be built out of a rather limited number of processors (e.g. between 1000 and 4000), although capable of a sustained petaflop CPU performance.

The proof-of-concept should be a mock-up cluster built as much as possible with off-the-shelf components, and 2 particularly attractive axis will be mainly investigated, in addition to fast all-purpose multi-core processors: the use of the new brand of IBM-Cell processors (with on-chip accelerators) and the very recent Nvidia GP-GPUs (off-chip co-processors). This cluster will obviously be massively parallel, and heterogeneous. Communication issues between processors, implied by the Physics of the simulation and the lattice partitioning, will certainly be a major key to the project.

Primary author: Mr GROSDIDIER, Gilbert (LAL/IN2P3/CNRS)

Co-authors: Mr SEZNEC, Andre (INRIA Rennes); Mrs EISENBEIS, Christine (INRIA Saclay); Mr BECIREVIC, Damir (LPT/CNRS); Mr BARTHOU, Denis (PRISM/UVSQ); Mr BODIN, Francois (CAPS Entreprise); Mr TOUZE, Francois (LAL/IN2P3/CNRS); Mr LE MEUR, Guy (LAL/IN2P3/CNRS); Mr CARBONELL, Jaume (LPSC/CNRS); Mr ANGLES D'AURIAC, Jean-Christian (LPSC/CNRS); Mr RILLING, Louis (KERLABS); Mr BRAND-FOISSAC, Olivier (LPT/CNRS); Mr PENE, Olivier (LPT/CNRS); Mr GALLARD, Pascal (KERLABS); Mr ROUDEAU, Patrick (LAL/IN2P3/CNRS); Mr BOUCAUD, Philippe (LPT/CNRS); Mr GUICHON, Pierre (SPhN/IRFU/CEA); Mr HONORE, Pierre-Francois (SPhN/IRFU/CEA); Mr BILHAUT, Rene (LAL/IN2P3/CNRS)

Presenter: Mr GROSDIDIER, Gilbert (LAL/IN2P3/CNRS)

Session Classification: Poster session

Track Classification: Hardware and Computing Fabrics