

## <TWEPP 2015>



# Front end Optimization for the Monolithic Active Pixel Sensor of the ALICE Inner Tracking System Upgrade

Daehyeok Kim<sup>b)</sup>, Walter Snoeys<sup>a)</sup>, Gianluca Aglieri Rinella<sup>a)</sup>, Costanza Cavicchioli<sup>c)</sup>, Narong Chanlek<sup>d)</sup>, Andei Dorokhov<sup>e)</sup>, Alberto Collu<sup>f)</sup>, Chaosong Gao<sup>g)</sup>, Hartmut Hillemanns<sup>a)</sup>, Antoine Junique<sup>a)</sup>, Monika Kofarago<sup>h)</sup>, Markus Keil<sup>a)</sup>, Thanushan Kugathasan<sup>a)</sup>, Youngil Kwon<sup>b)</sup>, Alessandra Lattuca<sup>i)</sup>, Cesar Augusto Marin Tobon<sup>j)</sup>, Davide Marras<sup>f)</sup>, Magunus Mager<sup>a)</sup>, Paolo Martinengo<sup>a)</sup>, Gianni Mazza<sup>i)</sup>, Herve Mugnier, Luciano Musa<sup>a)</sup>, Thanh Hung Pham<sup>k)</sup>, Carlo Puggioni<sup>f)</sup>, Jerome Rousset, Felix Reidt<sup>l)</sup>, Petra Riedler<sup>a)</sup>, Sabyasachi Siddhanta<sup>f)</sup>, Gianluca Usai<sup>f)</sup>, Jacobus Willem Van Hoome<sup>m)</sup>, Ping Yang<sup>g)</sup>, Deepak Gajanana<sup>n)</sup>

Institutes :

- a) CERN, b) Yonsei and Dongguk University (KR), c) Acad. of Sciences of the Czech Rep(CZ),
- d) Suranaree University of Technology (TH), e) IPHC, f) Universita e INFN (IT), g) CCNU (CN)
- h) Nikhef National institute for subatomic physics (NL), i) Universita e INFN Torino (IT),
- j) Autonomous University of Puebla (MX), k) CNRS, l) Ruprecht-Karls-Universitaet Heidelberg (DE),
- m) Vienna University of Technology (AT), n) NIKHEF

# I. Introduction

## - ALICE ITS upgrade project




The ALICE ITS will be replaced with an entirely new detector during LS2 (2019)

### New Layout for improved resolution

- 7 layers, 12.5 Gpixels in  $\sim 10 \text{ m}^2$
- Inner layer radius 22 mm
- $X/X_0$  0.3 % (innermost layers)
- Spatial resolution  $\sim 5 \mu\text{m}$

### Requirements

- Chip: 15 mm x 30 mm x 50  $\mu\text{m}$
- Pixel size:  $O(30 \times 30) \mu\text{m}^2$
- Power density  $< 100 \text{ mW/cm}^2$
- Integration time  $< 30 \mu\text{s}$
- Required radiation tolerance : TID 2.7 Mrad & NIEL  $1.7 \cdot 10^{13} \text{ 1 MeV } n_{\text{eq}}/\text{cm}^2$



Thin sensors, high granularity, large area, moderate radiation

→ Monolithic silicon pixel sensors


# I. Introduction

## - Technology



### TowerJazz 180 nm CMOS imaging process

- Gate oxide 3 nm thick, good for TID tolerance



### Deep Pwell

- Allows in pixel PMOS

### Epitaxial layer

- Thickness: 18 – 40  $\mu\text{m}$
- High resistivity: 1 – 8  $\text{k}\Omega\cdot\text{cm}$

### Reverse substrate bias


- Increases Depletion region
- Reduces collection diode capacitance

# I. Introduction

## - Chip development


- Since end 2011, 4 MPWs and 5 engineering runs.
- Small scale prototypes for sensor optimization
- Full scale ALPIDE prototypes (1024 x 512 pixels)
  - ALPIDE-1&2 ( lab and beam test )
  - ALPIDE-3 ( coming back from foundry in October 2015 )
    - Front end optimization and revision from ALPIDE-1&2

### < The first full scale prototype : ALPIDE-1 >



## 2. ALPIDE principle of operation



### - In-pixel hit discrimination



- The front-end acts as an analogue delay line
  - $\sim 2 \mu\text{s}$  peaking time
- When STROBE is asserted, the front-end binary output is latched into the multi event buffer
- Hit driven architecture
  - Pixel state register readout by a zero suppression circuit based on priority encoding

## 2. ALPIDE principle of operation

### - Sensor configuration and reset



- **Sensor NWELL collection electrode**
  - Octagonal shape with 2  $\mu\text{m}$  diameter
  - Spacing between NWELL and PWELL : 2  $\mu\text{m}$  to 4  $\mu\text{m}$
- **Reset mechanism**
  - Diode reset : p<sup>+</sup> in NWELL, Reset current depends on the sensor leakage and signal amplitude
  - PMOS reset :
    - Reset current limited by IRESET (> leakage)  $\rightarrow$  control on the reset circuit conductance
    - Additional capacitance on node PIX\_IN




## 2. ALPIDE principle of operation

### - Pixel analog Front end



#### < Principle >




$$\Delta V_{PIX\_IN} = \frac{Q_{IN}}{C_{IN}}, \quad \Delta V_{PIX\_IN} \approx \Delta V_{source}$$

$$Q_{source} = C_{source} \cdot \Delta V_{source}$$

$$\Delta V_{OUT\_A} = \frac{Q_{source}}{C_{OUT\_A}}$$

Practical implementation


#### < Front end schematic >





- ITHR, VCASN : To define the OUT\_A baseline voltage level
- curfeed net : To set M3 gate voltage level to allow IBIAS+ITHR current
- Active low output (OUT\_D) : M8 current (defined by OUT\_A) > IDB
- The front-end work on the **weak inversion** to reduce power consumption
  - IBIAS = 20 nA, ITHR = 0.5 nA → ~40 nW (1.8 V supply voltage)

## 2. ALPIDE principle of operation

### - Pixel analog Front end principle



- Combined capacitance to reduce layout area
  - $C_{source}$  and  $C_{curfeed} \rightarrow C_s$
- Charge threshold parameters
  - OUT\_A baseline value :  $I_{THR}, V_{CASN}$
  - Threshold of second stage :  $I_{DB}$
- Diode connected clipping transistor M6
  - To compress pulse duration for large input




### 3. Measurement results


#### - ALPIDE 2 electrical test charge injection results



< Threshold distribution >



< Noise distribution >




Sector	Spacing [μm]	reset	$W_{M1}$ [μm]
0	2	PMOS	0.22
1	2	PMOS	0.92
2	4	PMOS	0.22
3	4	Diode	0.22

- Error function (S-Curve) fit results (substrate voltage : -6 V )
  - Charge threshold :  $\sim 155 e^-$  with  $10 e^-$  rms
  - Noise :  $\sim 11 e^-$



### 3. Front end Optimization


#### - ALPIDE 2 beam test results



- ~100% efficiency with fake hit rate of  $10^{-8}$  at the nominal threshold setting

### 3. Front end Optimization

#### - ALPIDE 2 beam test results



- Spatial resolution of 5  $\mu\text{m}$  is achievable
- Average cluster size  $\sim 2$  pixels

### 3. Measurement results



#### - ALPIDE 2 beam test results



- $W_{\min}$  Input transistor (Sector 0 ) vs.  $\sim 4 * W_{\min}$  Input transistor (Sector 1 )
  - Detection efficiency > 99% ( specification ) for both Sectors
  - Low threshold setting: Comparable noise level (Gaussian noise)
  - Nominal threshold setting:
    - Sector 1 has lower fake hit rate (lower RTS noise)


Sec.	$W_{M1}$ [ $\mu\text{m}$ ]	$Q_{\text{THR}}$ [ $e^-$ ]	$\sigma Q_{\text{THR}}$ [ $e^-$ ]	ENC [ $e^-$ ]
0	0.22	169	13	1.8
1	0.92	150	9	1.7

< Hit map –random triggers >





Present prototype satisfies ALICE ITS requirements [ALPIDE-1&2]




### Pixel Optimization for ALPIDE-3

- 3 multi-event buffers
- Charge threshold mismatch
  - Test result :  $Q_{thr} \sim 150 e^-$  with  $\sim 10 e^-$  rms(mismatch)
- **Pulse duration variation**
  - **Very important in trigger mode detector operation**




# 4. Front end Optimization

## - Device sizing base on Monte-Carlo simulation



~ 220 μm<sup>2</sup>



Device size limited by layout area.

Device size limited by load capacitance

### < Contribution to mismatch by device >

	*rms0 [e <sup>-</sup> ]	W/L [μm/μm]	Area [μm <sup>2</sup> ]	rms [e <sup>-</sup> ]
M0	2.70	1.8/8.5	15.3	0.69
M1	0.06	0.92/0.18	0.16	0.14
M2	0.03	0.22/0.18	0.04	0.14
M3	0.22	0.5/5	2.5	0.14
M4	4.63	2/8.4	16.8	1.13
M5	0.92	0.5/10	5	0.41
M6	0.17	0.5/3	1.5	0.14
M7	0.34	0.42/7	2.94	0.2
M8	0.58	0.22/4	0.88	0.62
M9	0.04	0.42/0.2	0.08	0.14

$$A_{tot} = \sum_{i=0}^9 A_i \rightarrow \text{Total area fixed}$$

$$rms = \frac{rms0}{\sqrt{AREA}} \rightarrow \begin{matrix} rms0 \text{ depends on circuit} \\ \text{Large area required} \end{matrix}$$

\*rms0 : normalized mismatch value for 1 μm<sup>2</sup> transistor area

$$rms_{tot} = \sqrt{\sum_{i=0}^9 \frac{(rms0_i)^2}{A_i}} \rightarrow \begin{matrix} \text{Weighted sum of squares} \\ \text{Area distribution is important} \end{matrix}$$



		diode cap. : 2.5 fF	
Monte Carlo	Version	Q <sub>thr</sub> [e <sup>-</sup> ]	rms [e <sup>-</sup> ]
	ALPIDE-2	94.1	5.0
	<b>ALPIDE-3</b>	<b>78.3</b>	<b>1.7</b>

- Mismatch reduced by factor 3 from ALPIDE-2




# 4. Front end Optimization

## - Parasitic capacitance impacts charge threshold

### Variation of parasitic capacitance amplified by miller effect


Cascode transistors to avoid Miller effect on parasitic capacitances between high gain nodes

- M2 for  $C_{P0}$  : PIX\_IN to OUT\_A
- M9 for  $C_{P1}$  : OUT\_A to OUT\_D



### < Sensitivity of the Charge threshold on $C_{P1}$ >

Extracted  $C_{P1}$  value : 0.38 fF  $\rightarrow$  25% variation : 0.1 fF



Without cascode [M9]

$$\frac{d Q_{thr}}{d C_{P1}} = \frac{2.2 e^-}{0.1 fF}$$


With cascode [M9]

$$\frac{d Q_{thr}}{d C_{P1}} = \frac{0.6 e^-}{0.1 fF}$$

- Effect of  $C_{P1}$  mismatch variation on  $Q_{thr}$  reduced by factor 4  
( rms from transistor :  $1.7 e^- <$  without cascode :  $2.2e^-$  )

# 4. Front end Optimization

## - Pulse duration uniformity





### OUT\_A

- Larger M4 to reduce  $I_{THR}$  variation
- Longer M6 (clipping transistor) to reduce the clipping point variation
  - Diode connection : Fixed clipping point by  $V_{th}$  of M6
  - $V_{CLIP}$  : Configurable clipping point by VCLIP voltage
- Cascode transistor[M9] to reduce  $C_{OUT\_A}$  variation

### OUT\_D

- Larger M7 to reduce  $I_{DB}$  variation




## 4. Front end Optimization

### - Pulse duration vs input charge



- Continuous acquisition mode
- **Trigger mode** : The front-end is working as an **analog memory**
  - Keeps hit information up to **STROBE** arrival



	ALPIDE-2			
	108 $e^-$	118 $e^-$	187 $e^-$	5 ke $^-$
$t_1$ [us]	<b>2.9 <math>\pm</math> 0.40</b>	1.8 $\pm$ 0.33	0.8 $\pm$ 0.06	0.5 $\pm$ 0.01
$t_2$ [us]	<b>3.6 <math>\pm</math> 0.92</b>	6.4 $\pm$ 0.70	8.16 $\pm$ 0.28	<b>1.9 <math>\pm</math> 0.21</b>

Reduced variation by factor  $\sim 2$




	ALPIDE-3			
	50 $e^-$	100 $e^-$	150 $e^-$	5 ke $^-$
$t_1$ [us]	<b>2.9 <math>\pm</math> 0.20</b>	1.5 $\pm$ 0.16	0.9 $\pm$ 0.03	0.5 $\pm$ 0.01
$t_2$ [us]	<b>3.9 <math>\pm</math> 0.52</b>	5.9 $\pm$ 0.24	5.7 $\pm$ 0.09	<b>2.6 <math>\pm</math> 0.07</b>

## 4. Front end Optimization


### - Pixel layout picture



<Pixel matrix layout>




< Pixel layout >





# 4. Front end Optimization

## - 8 different sectors for ALPIDE-3



Sector	M3, M5, M6, M8	VCASN2 (M9)	Clipping M6 gate	M1 bulk	Reset	Spacing
0	optimized size	Yes	diode conn.	AVDD	Diode	2 $\mu$ m
1	optimized size	No	diode conn.	AVDD	Diode	2 $\mu$ m
2	as in ALPIDE-1/2	No	diode conn.	AVDD	Diode	2 $\mu$ m
3	optimized size	Yes	VCLIP	AVDD	Diode	2 $\mu$ m
4	optimized size	Yes	VCLIP	Source	Diode	2 $\mu$ m
5	optimized size	Yes	VCLIP	Source	Diode	3 $\mu$ m
6	as in ALPIDE-1/2	No	diode conn.	AVDD	PMOS	2 $\mu$ m
7	optimized size	Yes	VCLIP	AVDD	PMOS	2 $\mu$ m



## 5. Conclusion

- **Sensor performance of present prototype satisfies ALICE ITS requirements [ALPIDE-1&2]**
- **Improvements in ALPIDE-3**
  - **Front end optimization**
    - pixel-to-pixel mismatch reduction based on Monte-Carlo simulation
      - Charge threshold mismatch 3 times lower
        - 2<sup>nd</sup> stage cascode NMOS (M9)
      - Pulse duration variation reduced by factor 2
        - Resizing of current bias PMOS to reduce discharging variation
      - $V_{CLIP}$  for clipping point control and pulse duration tuning.
  - **Multi event buffer with 3 in-pixel memories**
  - **Contains all final elements for detector**
- **ALPIDE-3 submitted in June 2015 and expected in October 2015**
- **The final chip for ALICE ITS detector will be submitted in February 2016**




**Thank you for your attention**




# Back up

# ALICE Inner Tracking System at present



## Hit driven readout



### Hit driven architecture:

- Priority encoder sequentially provides addresses of all hit pixels present in double column
- No activity if no hit





# Principle of the pulse duration



When Strobe is asserted, the front-end binary output is latched into the pixel state register.

< Pulse signal processing >


\* Pulse duration =  $t1 \sim t2$   
t1 : leading edge of OUT\_D  
t2 : trailing edge of OUT\_D



< Reconstructed pulse >




\*Pulse duration difference according to input charge difference




## Bulk connection

- The gain increases around 29% if the bulk of the input transistor M1 connected to the source net.
- The gain increases around 1% and 4% if the bulk of the cascode p-type transistor M2 and the capacitor Cs connect to source net, respectively.



## Comparison of front end layout area



# Device sizing example

\*rms0 : normalized mismatch value, circuit parameter


$$A_{tot} = \sum_{i=0}^9 A_i, \quad rms = \frac{rms0}{\sqrt{AREA}} \quad rms_{tot} = \sqrt{\sum_{i=0}^9 \frac{(rms0_i)^2}{A_i}}$$

When  $A_{tot}$  is fixed,  $A_i$  equation for minimum rms  $\rightarrow \frac{drms_{tot}}{dA_i} = 0$

→ Example :

when M0 and M4 area fixed by  $32.1 \mu\text{m}^2$ , which is two main contributor

$$rms_{tot} = \frac{rms0_0^2}{A_0} + \frac{rms0_4^2}{A_4}, \text{ for minimum rms } \rightarrow \frac{drms_{tot}}{dA_4} = 0$$



## < Contribution to mismatch by device >

		Monte Carlo [ diode cap. : 2.5 fF ]	
Sim.	version	$Q_{thr}$ [e-]	rms(mismatch) [e-]
	ALPIDE1	94.1	4.95
	<b>ALPIDE3</b>	<b>78.3</b>	<b>1.69</b>

	*rms0 [e-]	W/L [ $\mu\text{m}/\mu\text{m}$ ]	Area [ $\mu\text{m}^2$ ]	rms [e-]
M0	<b>2.70</b>	<b>1.8/8.5</b>	<b>15.3</b>	<b>0.69</b>
M1	0.06	0.92/0.18	0.16	0.14
M2	0.03	0.22/0.18	0.04	0.14
M3	0.22	0.5/5	2.5	0.14
M4	<b>4.63</b>	<b>2/8.4</b>	<b>16.8</b>	<b>1.13</b>
M5	<b>0.92</b>	<b>0.5/10</b>	<b>5</b>	<b>0.41</b>
M6	0.17	0.5/3	1.5	0.14
M7	<b>0.34</b>	<b>0.42/7</b>	<b>2.94</b>	<b>0.2</b>
M8	<b>0.58</b>	<b>0.22/4</b>	<b>0.88</b>	<b>0.62</b>
M9	0.04	0.42/0.2	0.08	0.14