

# Development of a sub-nanosecond time-to-digital converter based on field-programmable gate array


Yuta Sano,<sup>1</sup> Makoto Tomoto,<sup>1</sup> Yasuyuki Horii,<sup>1</sup> Osamu Sasaki,<sup>2</sup> Tomohisa Uchida,<sup>2</sup> and Masahiro Ikeno<sup>2</sup>  
<sup>1</sup>Nagoya University, Nagoya  
<sup>2</sup>High Energy Accelerator Research Organization (KEK), Tsukuba

## 1. Introduction

The High-Luminosity LHC is expected to begin operations in 2026, with a nominal leveled instantaneous luminosity of  $5 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$ . The present time-to-digital converter (TDC) chips for the monitored drift tube chambers at the ATLAS experiment will be replaced by new ones to fully exploit the rate capabilities at Level-1 trigger rates beyond 200 kHz and Level-1 latencies beyond 30  $\mu\text{s}$  [1]. In this study, TDC based on field-programmable gate array (FPGA) is developed, and the performance is evaluated.


## 2. Block diagram of TDC

- TDC for readout: 0.78 ns binning, multi-sampling scheme using quad-phase clocks.
- TDC for Level-1 trigger: 12.5 ns binning.
- Reference clock with frequency of 40 MHz.



## 3. Demonstrator

The TDC is implemented in Xilinx Kintex-7 FPGA. Test is performed with reference clock frequency of 40-110 MHz, which provides useful information about capabilities of TDC development using FPGA.



## 4. Parameters evaluated in this study

### • Differential nonlinearity (DNL)

$$\text{DNL}_i [\text{LSB}] = \frac{T_i - T_{\text{LSB}}}{T_{\text{LSB}}} \quad (i: \text{Count})$$

$T_{\text{LSB}}$ : ideal time binning,  $T_i$ : measured time binning

### • Integral nonlinearity (INL)


$$\text{INL} [\text{LSB}] = \frac{\langle T_{\text{measured}} \rangle - T_{\text{ideal}}}{T_{\text{LSB}}} \quad T_{\text{ideal}} \gg T_{\text{LSB}} \text{ assumed}$$

$T_{\text{ideal}}$ : ideal time,  $\langle T_{\text{measured}} \rangle$ : mean of measured time

## 5. Linearity measurements


Linearity measurements for the TDC for readout are reported.

### • DNL



Measured  $\text{DNL}_i$  is  $< 0.5$  LSB for all counts up to  $\sim 300$ . Performance is affected by the time differences between signal paths, which are 100-200 ps in the demonstrator.



### • INL



Measured INL is consistent with zero up to 100  $\mu\text{s}$ .

## 6. Temperature dependence

Temperature dependence on the linearity is evaluated using thermostat chamber ESPEC SH-641.



Temperature dependence is obtained to be small for both DNL and INL from -10 deg C to 60 deg C.

## 7. Conclusion

A sub-nanosecond time-to-digital converter has been developed based on Xilinx Kintex-7 FPGA. The differential/integral nonlinearity is measured to be small in -10-60 deg C for the time binning of 0.78-0.28 ns.

## Reference

[1] ATLAS Collaboration, "Letter of Intent for the Phase-II Upgrade of the ATLAS Experiment," CERN-2012-022, LHCC-I-023, <https://cds.cern.ch/record/1502664>.