



# **GBLD10+: A Compact Low-Power 10 Gb/s VCSEL Driver**

**Tao Zhang<sup>1</sup>, Szymon Kulis<sup>3</sup>, Ping Gui<sup>1</sup>**

**Filip Tavernier<sup>2</sup> and Paulo Moreira<sup>3</sup>**

**<sup>1</sup>SMU, Dallas, Texas, USA**

**<sup>2</sup>KU Leuven, Leuven, Belgium**

**<sup>3</sup>CERN, Geneva, Switzerland**



**Sept. 28 - Oct. 03, 2015 TWEPP 2015**



# Outline




- ◆ **Background**
  
- ◆ **GBLD10+ Design Requirements and Challenges**
  - ◆ Area / Speed / Power
  
- ◆ **GBLD10+ Design**
  - ◆ Architecture
  - ◆ Circuit Design and Implementation
  
- ◆ **GBLD10+ Measurement Results**
  
- ◆ **Summary**




◆ **GBLD**

- 5 Gb/s
- 130 nm CMOS
- ~300 mW
- TOSA




◆ **GBLD10**

- 10 Gb/s
- 130 nm CMOS
- 85 mW
- TOSA




◆ **GBLD10+**


- 10 Gb/s
- 65 nm CMOS
- VCSEL die




- ◆ Benefiting from the relaxed area requirement, a distributed amplifier-based topology was proposed to boost the speed to 10 Gb/s in 130 nm CMOS in GBLD10





- ◆ **GBLD10+ is a laser driver with single-ended output directly bonded to the anode of the VCSEL die**
  - No need for external components
  - Die width compatible with the VCSEL die



Transceiver with 3Tx and 1Rx




- ◆ Pad count is 40
- Versatile layout for channel number customization → Digital I/O pads are duplicated
- Small equivalent inductance to minimize ground (and power) bouncing → 3 pairs of supply pads for both the 1.2 V and 2.5 V power domain
- ◆ PAD size should be larger than (70  $\mu\text{m}$   $\times$  110  $\mu\text{m}$ ) for good assembly yield
- ◆ GBLD10+ die size < 1800  $\mu\text{m}$   $\times$  400  $\mu\text{m}$  – Challenging!




Output driver topology for GBLD/GBLD10

- ◆ Biasing and modulation functions are separated
- ◆ Main circuit parasitics are due to the NMOS switch which carries  $0.5 \cdot I_{mod}$
- ◆ Bias parasitic effects can be suppressed



Output driver topology for GBLD10+



- ◆ Biasing and modulation functions are combined
- ◆ Main circuit parasitics are due to both the NMOS switch which carries  $0.5 \cdot I_{mod}$  and the **PMOS current source which carries  $I_{bias} + 0.5 \cdot I_{mod}$**
- ◆ Speed is mainly limited by the parasitics from large PMOS carrying large currents






# Design Challenges



- ◆ **Area ( $< 1800 \mu\text{m} \times 400 \mu\text{m}$ )**
  - Compact size requirement limits the available approaches to boost the speed
- ◆ **Speed ( $10 \text{ Gb/s}$ )**
  - Limited by Anode driving topology
- ◆ **Power ( $< 50 \text{ mW}$ )**
  - Trade-off with the speed



## ◆ Limiting Amplifier


- Provides enough gain to guarantee full-swing modulation
- Gain  $\geq 12$  dB
- Bandwidth  $> 12$  GHz

## ◆ Output Driver

- Includes the configurable rising/falling edge pre-emphasis

## ◆ Height/Modulation/Emphasis DACs

- Biasing current 0-12 mA
- Modulation current 0-10 mA




## ◆ Passive Inductor Peaking

### ● Pros

- ◆ High speed
- ◆ Well-defined output DC voltage

### ● Cons

- ◆ Large area occupation




## ◆ Active Inductor Peaking

### ● Pros

- ◆ Compact size

### ● Cons

- ◆ Limited speed
- ◆ Output DC voltage not well defined
- ◆ Output swing limited



$I_{\text{supply}} = 8\text{mA}$   
 $A_0 = 13.3\text{ dB}$   
 $\text{BW} = 14.8\text{ GHz}$


## ◆ Area-efficient Passive Inductor Peaking

### ● Pros


- ◆ High speed
- ◆ Well-defined output DC voltage
- ◆ Small area occupation

### ● Cons



- ◆ Strict matching required in layout




- ◆ Area-efficient high-speed output driver with configurable edge pre-emphasis





- ◆ Feedforward technique with one capacitor instead of inductors to boost the speed




Falling edge pre-emphasis














# Electrical Eye Diagram @ 10 Gb/s





Differential Input Swing = 200 mV



Differential Input Swing = 1.2 V

**Limiting amplifier works as designed**

Block	Current	Supply	Power
Limiting Amplifier	8 mA	1.2 V	9.6 mW
Output Driver	8 mA	2.5 V	20 mW
DACs/Reference	1 mA	1.2 V	1.2 mW
Total	9 mA/1.2 V 8 mA/2.5 V	9 mA/1.2 V 8 mA/2.5 V	31 mW

Measurement is consistent with the expectation

Parameters	GBLD10	GBLD10+
Technology	130nm CMOS	65nm CMOS
Speed	10 Gb/s	10 Gb/s
Typical Power	85 mW	31 mW
Total Jitter @BER $10^{-12}$ (Electrical)	14 ps	22 ps
Area	2 mm × 2 mm	1.75 mm × 0.4 mm
Laser Coupling	differential AC with external components	single-ended direct bonding

- ◆ A mistake in digital I/O pads prevented full characterization
- ◆ More tests expected after Focused Ion Beam (FIB)
  - ◆ Emphasis tests
  - ◆ S parameter tests
  - ◆ Optical tests



# Acknowledgement



- ◆ **KU Leuven: Jeffery Prinzie and Paul Leroux for their help during the design, integration and dicing.**
- ◆ **CERN: Francois Vasey, Jan Troska, Christophe Sigaud, Giuseppe Pezzullo, Lauri Olanterä and Csaba Soos for their help on electrical and optical test setup.**
- ◆ **DoE/Collider Detector Research Program for funding of this project.**

---




**Thank you!**

---

# **Back-up Slides**







- ◆ **Emphasis disable (empDis=1):**
  - A&B on and  $S_1=S_2$  @ any time
- ◆ **Falling-edge emphasis(FallEmpOn=1):**
  - C&B on and  $S_1=S_2$  only @  $V_{IN-} \uparrow$  and  $V_{IN+} \downarrow$
- ◆ **Rising-edge emphasis(RiseEmpOn=1):**
  - D&B on and  $S_1=S_2$  only @  $V_{IN+} \uparrow$  and  $V_{IN-} \downarrow$
- ◆ **Both-edge emphasis(FallEmpOn=1/RiseEmpOn=1):**
  - D&B/C&B on and  $S_1=S_2$  only @  $V_{IN+} \uparrow \downarrow$  and  $V_{IN-} \downarrow \uparrow$

