



GBLD10+: A Compact Low-Power 10 Gb/s VCSEL Driver

**Tao Zhang¹, Szymon Kulis³, Ping Gui¹
Filip Tavernier² and Paulo Moreira³**

¹SMU, Dallas, Texas, USA

²KU Leuven, Leuven, Belgium

³CERN, Geneva, Switzerland

Sept. 28 - Oct. 03, 2015 TWEPP 2015



Outline



◆ Background

◆ GBLD10+ Design Requirements and Challenges

- ◆ Area / Speed / Power


◆ GBLD10+ Design


- ◆ Architecture
- ◆ Circuit Design and Implementation

◆ GBLD10+ Measurement Results

◆ Summary


Background






- ◆ Benefiting from the relaxed area requirement, a distributed amplifier-based topology was proposed to boost the speed to 10 Gb/s in 130 nm CMOS in GBLD10

Area Requirements from VCSEL




- ◆ GBLD10+ is a laser driver with single-ended output directly bonded to the anode of the VCSEL die
 - No need for external components
 - Die width compatible with the VCSEL die

Area Requirement from Pads




- ◆ Pad count is 40
 - Versatile layout for channel number customization → Digital I/O pads are duplicated
 - Small equivalent inductance to minimize ground (and power) bouncing → 3 pairs of supply pads for both the 1.2 V and 2.5 V power domain
- ◆ PAD size should be larger than $(70 \mu\text{m} \times 110 \mu\text{m})$ for good assembly yield
- ◆ GBLD10+ die size < **1800 μm \times 400 μm** – Challenging!

Differential Driver Speed Limitation




Output driver topology for GBLD/GBLD10

- ◆ Biasing and modulation functions are separated
- ◆ Main circuit parasitics are due to the NMOS switch which carries $0.5 \cdot I_{mod}$
- ◆ Bias parasitic effects can be suppressed



Output driver topology for GBLD10+




- ◆ Biasing and modulation functions are combined
- ◆ Main circuit parasitics are due to both the NMOS switch which carries $0.5 \cdot I_{mod}$ and the **PMOS current source which carries $I_{bias} + 0.5 \cdot I_{mod}$**
- ◆ Speed is mainly limited by the parasitics from large PMOS carrying large currents



Design Challenges



- ◆ **Area (< 1800 μm × 400 μm)**
 - Compact size requirement limits the available approaches to boost the speed
- ◆ **Speed (10 Gb/s)**
 - Limited by Anode driving topology
- ◆ **Power (< 50 mW)**
 - Trade-off with the speed



◆ Limiting Amplifier


- Provides enough gain to guarantee full-swing modulation
- Gain ≥ 12 dB
- Bandwidth > 12 GHz

◆ Output Driver

- Includes the configurable rising/falling edge pre-emphasis

◆ Height/Modulation/Emphasis DACs

- Biasing current 0-12 mA
- Modulation current 0-10 mA




◆ Passive Inductor Peaking

- Pros

- ◆ High speed
- ◆ Well-defined output DC voltage

- Cons

- ◆ Large area occupation




◆ Active Inductor Peaking

- Pros

- ◆ Compact size

- Cons

- ◆ Limited speed
- ◆ Output DC voltage not well defined
- ◆ Output swing limited



◆ Area-efficient Passive Inductor Peaking

- Pros

- ◆ High speed
- ◆ Well-defined output DC voltage
- ◆ Small area occupation

- Cons


- ◆ Strict matching required in layout

$$I_{\text{supply}} = 8 \text{ mA}$$

$$A_0 = 13.3 \text{ dB}$$


$$\text{BW} = 14.8 \text{ GHz}$$

Output Driver Topology





- ◆ Area-efficient high-speed output driver with configurable edge pre-emphasis



Speed Boosting for Modulation





- ◆ Feedforward technique with one capacitor instead of inductors to boost the speed




Falling edge pre-emphasis




Layout and Chip Photo




Test Setup for GBLD10+




Electrical Eye Diagram @ 10 Gb/s



10 Gb/s Electrical Eye Diagram for Different Input Swings



Differential Input Swing = 200 mV



Differential Input Swing = 1.2 V

Limiting amplifier works as designed



GBLD10+ Power Consumption



Block	Current	Supply	Power
Limiting Amplifier	8 mA	1.2 V	9.6 mW
Output Driver	8 mA	2.5 V	20 mW
DACs/Reference	1mA	1.2 V	1.2 mW
Total	9 mA/1.2 V 8 mA/2.5 V	9 mA/1.2 V 8 mA/2.5 V	31 mW

Measurement is consistent with the expectation



Summary



Parameters	GBLD10	GBLD10+
Technology	130nm CMOS	65nm CMOS
Speed	10 Gb/s	10 Gb/s
Typical Power	85 mW	31 mW
Total Jitter @BER 10^{-12} (Electrical)	14 ps	22 ps
Area	2 mm \times 2 mm	1.75 mm \times 0.4 mm
Laser Coupling	differential AC with external components	single-ended direct bonding

- ◆ A mistake in digital I/O pads prevented full characterization
- ◆ More tests expected after Focused Ion Beam (FIB)
 - ◆ Emphasis tests
 - ◆ S parameter tests
 - ◆ Optical tests



Acknowledgement




- ◆ **KU Leuven: Jeffery Prinzie and Paul Leroux for their help during the design, integration and dicing.**
- ◆ **CERN: Francois Vasey, Jan Troska, Christophe Sigaud, Giuseppe Pezzullo, Lauri Olanterä and Csaba Soos for their help on electrical and optical test setup.**
- ◆ **DoE/Collider Detector Research Program for funding of this project.**

Thank you!

Back-up Slides

7-bit DAC





DAC Layout
(input is on left and output is on right)

D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	B0
D	D	D	D	6	6	6	6	6	6	6	6	6	6	D	D	D	B1
D	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	B2
D	6	6	6	6	5	5	5	5	5	5	5	5	5	6	6	6	B3
D	5	5	4	4	4	4	4	5	5	5	5	4	4	4	4	5	B4
D	3	3	2	1	0	2	3	3	3	3	2	0	1	2	3	3	B5
D	5	5	4	4	4	4	5	5	5	5	4	4	4	4	5	5	B6
D	6	6	6	6	5	5	5	5	5	5	5	5	6	6	6	6	Dmy
D	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	0
D	D	D	D	6	6	6	6	6	6	6	6	6	D	D	D	D	
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	


Switching Sequence for DAC Layout

- ◆ Layout to suppress gradient effects
 - Both X and Y directions
- ◆ Dummy
 - Dummy LSBs are added at the boundary
- ◆ Die size is $62 \mu\text{m} \times 76 \mu\text{m}$
- ◆ Top used metal is M2
- ◆ 7 complementary input bits
- ◆ Typical LSB current is $16 \mu\text{A}$



- ◆ Emphasis disable ($empDis=1$):
 - A&B on and $S_1=S_2$ @ any time
- ◆ Falling-edge emphasis($FallEmpOn=1$):
 - C&B on and $S_1=S_2$ only @ $V_{IN-}\uparrow$ and $V_{IN+}\downarrow$
- ◆ Rising-edge emphasis($RiseEmpOn=1$):
 - D&B on and $S_1=S_2$ only @ $V_{IN+}\uparrow$ and $V_{IN-}\downarrow$
- ◆ Both-edge emphasis($FallEmpOn=1/RiseEmpOn=1$):
 - D&B/C&B on and $S_1=S_2$ only @ $V_{IN+}\uparrow\downarrow$ and $V_{IN-}\downarrow\uparrow$

GBLD10+ Die Photo



GBLD10+ with VCSEL

