


# Comparison of two fast, ultra-low power 10-bit SAR ADCs in CMOS 130 nm A and B technologies

J. Moroń ([jmoron@agh.edu.pl](mailto:jmoron@agh.edu.pl)), M. Firlej, T. Fiutowski, M. Idzik, K. Świątek

AGH University of Science and Technology

## Design




Main features:

- 10-bit resolution
- 40 MSps maximum sampling rate
- merge capacitor switching (MCS) scheme
- capacitive DAC with 6b/3b split
- dynamic comparator
- dynamic asynchronous logic
- bootstrapped input switches


Minimal unit capacitance  $C_u$  for M-bit / L-bit split DAC optimized for best matching.

### CMOS 130 nm process A




- capacitance density  $K_c = 2.05 \text{ fF}/\mu\text{m}^2$
- matching parameter  $K_\sigma = 4.12 \% \cdot \mu\text{m}$
- technology limit  $C \geq 60 \text{ fF}$
- used effective  $C_u = 40 \text{ fF}$
- total input capacitance = 2.86 pF

### CMOS 130 nm process B




- capacitance density  $K_c = 1.55 \text{ fF}/\mu\text{m}^2$
- matching parameter  $K_\sigma \sim 1.2 \% \cdot \mu\text{m}$
- technology limit  $C \geq 26 \text{ fF}$
- used effective  $C_u = 26 \text{ fF}$
- total input capacitance = 1.68 pF

## Measurement setup




Exemplary spectrum for 10 MSps and Nyquist input frequency. Dynamic parameters obtained from DFT of output samples (IEEE Std 1241-2000).



## Static results


Exemplary static results at 10 MSps

### CMOS 130 nm process A



Very good INL, DNL  $\lesssim 0.5$  LSB

### CMOS 130 nm process B




Excellent INL, DNL  $< 0.3$  LSB

## Dynamic results


Dynamic parameters versus sampling rate at 0.1 Nyquist input frequency

### CMOS 130 nm process A



Very good ENOB  $\sim (9.2 - 9.3)$

### CMOS 130 nm process B




Excellent ENOB  $\sim (9.6 - 9.7)$

## Power consumption

ADC power consumption versus sampling rate


### CMOS 130 nm process A



Power consumption at 40 MSps  
880  $\mu\text{W}/\text{channel}$

Leakage negligible since thick-oxide decoupling devices were used

### CMOS 130 nm process B




Power consumption at 40 MSps  
660  $\mu\text{W}/\text{channel}$

Constant leakage of 72  $\mu\text{W}/\text{channel}$ , due to thin-oxide decoupling devices, subtracted from measurement results

## Figure Of Merit

FOM (at 0.1 Nyquist input) versus sampling rate


### CMOS 130 nm process A



FOM  $\sim 35 \text{ fJ}/\text{conv.}$  – among the best State of the Art<sup>a</sup>

<sup>a</sup>For similar specifications and technology, to authors knowledge.

### CMOS 130 nm process B



FOM  $\sim 22 \text{ fJ}/\text{conv.}$  – the best ever published<sup>a</sup>

## Conclusions

Both ADCs give excellent Figures of Merit, the second one the best ever published (to authors knowledge) for CMOS 130 nm and similar specification

- Excellent performance, power scalable with frequency, for both ADCs up to 40 MSps
- Ultra-low power consumption in both processes, in process B reduced by 33 %
- Excellent effective resolution and linearity in process B and very good ones in process A
- Matching in process B substantially better than in process A  $\rightarrow$  INL, DNL significantly improved even at lower unit capacitance  $C_u$
- Thin-oxide decoupling devices were used in process B – substantially higher leakage in process B – need to be replaced by thick-oxide devices, similarly as in process A

## Acknowledgements

This work was supported by the National Science Centre (NCN) Poland under contract number DEC-2012/07/B/ST7/01456.