



A low jitter PLL frequency synthesizer for high resolution TDCs in 65nm CMOS technology

Jeffrey Prinzie
Michiel Steyaert
Jorgen Christiansen
Paulo Moreira
Paul Leroux

PLL synthesizer


Application

- High resolution Time-to-Digital converter PicoTDC SoC (1)
 - 3 ps LSB
 - 64 Channels
- 2.56 GHz based TDC timing generator
 - TDC requires high speed clock
 - Locked to 40 MHz – 50 MHz reference
- x 64 PLL required
 - Low additive jitter/phase noise
 - Jitter reduction

PLL synthesizer

Application



- Negative feedback loop
- Phase detector compares VCO clock with reference
 - Aligns VCO phase with reference phase
 - $\Phi_{in} = \Phi_{out}$ (phase lock)
- Adjusts VCO frequency with error signal



PLL synthesizer


Application

- Random timing noise
 - Jitter < 1 ps RMS
- Phase noise
 - $\sin(\omega t + \Phi(t))$
 - $PN = F(\Phi(t))$
- Reference clock noise
 - Low pass filter
- VCO clock noise
 - High pass filter



PLL synthesizer

Application



64 channels, 3ps or 12ps time binning

64 channels, 3ps: ~1W

64 channels, 12ps: ~0.4W

32 channels, 12ps: ~0.2W

PLL synthesizer


LJPLL Specs

- Additive jitter < 1 ps rms
- Power consumption < 100 mW
- Reference clock: 40 MHz – 50 MHz
- SEU aware design
- Configurable bandwidth (100 kHz – 2 MHz)
- Easy configuration (corner aware)

PLL synthesizer

Architecture



- LC based low noise oscillator
- /64 TMR divider
- TMR phase detector
- Configurable charge-pump/Filter



PLL synthesizer

Charge pump



- 100 kHz – 2 MHz bandwidth
- Tunable charge pump current with on-chip reference
- Bias decoupling for SET protection
- Adjustable loop resistor





PLL synthesizer

Divider


- High speed CML prescaler (DIV4)
 - 1.5 mA current
- Low speed divider (DIV16)
 - Protection with TMR for SET
 - Standard cell design
 - Custom routed
- Fixed division ratio
- Selectable DIV2 at output
 - 2.56 GHz or 1.28 GHz



180 μm x 90 μm




Divider





DAC

PFD



Mismatch
Compensation
OPAMP


CP



PLL synthesizer

VCO



- LC tank oscillator
- Optimized for low phase noise
 - Low tank R_s
- 700 pH inductor
 - $Q=16$
- PMOS current source
 - Lower $1/f$ noise
- 8 programmable capacitor banks
- 2.2 GHz – 3.5 GHz
- < -124 dBc/Hz @ 1 MHz phase noise
- 5 mA



PLL synthesizer

VCO



- High Q switched capacitors needed
- MOMCAP with $Q > 35$
- Q limited by switch
- Virtual grounded switch to improve Q → Better phase noise
- MOMCAP have high variability (bad)



PLL synthesizer

VCO


- Distributed track to capacitor bank is relatively long
- EM simulations necessary for equivalent inductance (L-M)
- Lowers the tank's Q
- Optimized shape for good M
- $1 \text{ pH}/\mu\text{m} \rightarrow 250 \text{ fH}/\mu\text{m}$ (equivalent, s-parameter matching)




PLL synthesizer


VCO

- Automatic band selection required (MOMCAP variation)
- Digital binary search algorithm
- Fully TMR






KU LEUVEN




Measurements

- Characterizing PLL
 - Ultra low noise reference
- Agilent PSG signal generator
 - Only sine wave (~ 100 fs rms jitter)
 - 40 MHz at input buffer kills jitter
- 640 MHz reference \rightarrow /16 on chip prescaler




Measurements

- R&S FSW PN-analyzer
 - Ideal noise floor
 - No histograms
 - Frequency domain analysis
- Tektronix DPO7000 sampling oscilloscope
 - Closed loop sampling
 - Worse noise floor (290 fs internal jitter)
 - Time-domain analysis
 - Histograms




1.2 V V_{DD}
25 °C




Open loop VCO

VCO frequency (Fdiv x 64 , measured after divider), different capacitors switched




Open loop VCO




Closed loop PLL

- Phase step to verify damped system



MSO-X 2002A, MY54490187: Mon Sep 21 01:17:10 2015





Closed loop PLL




Closed loop PLL



Closed loop PLL (DPO7000)






AFC calibration



Summary

- Designed and tested LJPLL chip
- LC oscillator based clock generator
- 350 fs rms jitter measured
- <30 mW power consumption
- 100 kHz – 2 MHz programmable bandwidth
- Automatic band selection algorithm included



Thank You

Jeffrey Prinzie
Michiel Steyaert
Jorgen Christiaensen
Paulo Moreira
Paul Leroux

Jeffrey.Prinzie@esat.kuleuven.be

KU LEUVEN

