

# ***MACRO PIXEL ASIC (MPA):***

The readout ASIC for the pixel-strip (PS)  
module of the CMS outer tracker at HL-LHC

---

Davide Ceresa

PH-ESE, CERN

on behalf of the ***CMS Tracker Phase II electronics team***

*PH-ESE seminar, 10<sup>th</sup> March, 2015*




# CMS Tracker will be upgraded during Phase II



*HL-LHC will operate at **14 TeV** centre of mass energy with a peak luminosity of  $5 \times 10^{34} \text{cm}^{-2}\text{s}^{-1}$*

*To exploit the very high interaction rate and integrated luminosity, reaching  $3000 \text{fb}^{-1}$ , **major upgrades to CMS are necessary***



# New Requirements for HL-LHC CMS Tracker

*High granularity for efficient track reconstruction beyond 140 Pile Up*

**Pixelated sensors.**


*Only in the inner part of the CMS tracker*

*Improved material budget*

**Limited power budget**

*Provides high  $p_T$  information, called **stubs**, to the Level-1 Trigger*

*Thanks to 3.8 T magnetic field*





**Two sensors Pt - modules**

*1 million of interesting events can be fully readout per second*



*L1 rate  
500 kHz – 1 MHz  
Fixed Latency = 10 us*

*Level 1 Tracking*



*Bunch crossing frequency  
Ship all data @40 MHz is impossible  
due to bandwidth limitation.*

# Pt modules and Pixels compose the Tracker




## Pixel Detector (RD53)

Pixels 50um x 50um or 100um x 100um

$r < 20$  cm

TID ~ 1 Grad

No high- $p_T$  information





Tracker Layout by G.Bianchi, N.De Maio and S.Mersi

# PIXEL STRIP MODULE

---


The Pixelated Pt-Module

# Pixel + Strip module readout scheme




# Pixel + Strip module exploded view

*PS module is fully integrate entity*






# Data Readout block diagram of SSA + MPA






# Data Readout block diagram of SSA + MPA



*All tracks information readout is **Triggered by Level 1 trigger***

# Tracker Back-end data transmission optimization

*Data transmission frequency 320 MHz with differential lines*



# Tracker Back-end data transmission

simulation and studies by S.Viret

TRG size (in bits)	Bend coding	Stub losses (in %)					
		All stubs			Good stubs		
		TOB 1	TOB 2	TOB 3	TOB 1	TOB 2	TOB 3
256	5	15.3	1.9	0.6	19.4	2.2	0.3
	3	12.3	1.3	0.5	15.9	1.4	0.2
	0	7.2	0.7	0.5	9.8	0.7	0.1
288	5	10.7	1.1	0.5	14.2	1.2	0.2
	3	8.2	0.8	0.5	11.1	0.8	0.1
	0	4.6	0.5	0.4	6.3	0.4	
312	5	8.2	0.8	0.5	11.1	0.8	
	3	6.1	0.6	0.5	8.4	0.5	
	0	3.3	0.4	0.4	4.6	0.3	
320	5	7.4	0.7	0.5	10.1	0.7	
	3	5.6	0.5	0.4	7.7	0.5	
	0	3.0	0.4	0.1	4.1	0.3	

Stub transmission to tracker back-end is clearly critical for the first barrel layer



Reduced thanks to:  
Bend bits reduction  
Tight Stub threshold  
**Different LP-GBT**  
transmission mode

	MPA/CBC bend bits	Proportion of PU4T (in%)	Stub losses (in %)	
			Good stubs (pT>2/IP<1)	
			TRG/RAW repartition (in bits)	
			After CONC	
			TIB 1 10G-LEC 768b/128b	TIB 2 LP-LEC 384b/64b
PU140/T2-SB	4/4	10		
	3/3	10	0.2+/-0.4	0.0+/-0.5
PU140/T3-SB	4/4	10		
	3/3	10	0.1+/-0.5	0.0+/-0.5
PU200/T2-SB	4/4	10		
	3/3	10	0.5+/-0.3	0.3+/-0.4
PU200/T3-SB	4/4	10		
	3/3	10	0.2+/-0.4	0.1+/-0.4

**Good stub losses lower than 0.5%  
in all the tracker at Pile Up 200**

# Power budget inside the tracker is *limited*


Total Power Allocated per 16 MPAs and SSAs: **4W**

Total Power Allocated per MPA + SSA: **250 mW**

Rough Power Estimation:

Analog	70 mW
L1 Memory	70 mW
SSA	40 mW
Remaining	<b>70 mW</b>

I/O  
Clock Distribution  
Data Transport  
Stub Finding Logic  
L1 Data Logic  
Output Interface




## PS Module Masses

1.6 mm		2.6 mm		4.0 mm	
AL-C V2-4	2.70	AL-C V2-4	4.39	AL-C V2-4	6.26
CFRP	4.41	CFRP	4.41	CFRP	4.41
Glue	2.17	Glue	2.19	Glue	2.18
Hybrid	1.76	Hybrid	1.82	Hybrid	1.90
Parylene	0.10	Parylene	0.10	Parylene	0.10
Sensors	4.54	Sensors	4.54	Sensors	4.54
Chips	2.70	Chips	2.70	Chips	2.70
GBT/DCDC	0.75	GBT/DCDC	0.75	GBT/DCDC	0.75
	19.13		20.90		22.84

+ 1.75 g

+ 1.95 g

all masses are in grams




PS module	CO2 temperature @ working point [°C]	thermal runaway [°C]
1.6 mm	-24.7	-10.8
2.6 mm	-25.6	-17.5
4.0 mm	-25.1	-14.5

Working temperature cooling: ~ -30C

# Powering reference scheme

slide and studies from G. Blanchot, F. Faccio and S. Michelis



# THE MACRO PIXEL ASIC

---


The Readout chip for the Pixel-Strip module




# Macro Pixel ASIC specifications

Pixel Arrangement	120 x 16 = 1920 pixels
Macro Pixel Size	100 um x 1446 um
Silicon Detector type	n- on p+ of 200 um ( ~280 fF), DC coupled
Nominal signal	15000 e-
Technology	65 nm with 8-metals stack
Acquisition Type	Continuous
Acquisition Mode	Binary readout
Data types	1) Encoded cluster position and width 2) Encoded stubs position
Readout types	1) Triggered for full frame 2) Trigger-Less for high-pT information
Data storage	Pixel frame + strip frame for 10 us
Output data port	12 x sLVS @ 320 Mbps
Power budget	220 mW

# MacroPixel ASIC Floorplan




# Data Readout block diagram of SSA + MPA



# Analog Front-End schematic


designed by J. Kaplon

## Preamplifier




*Transimpedance Preamplifier with Krummenacher feedback leakage compensation for  $n+$  on  $p-$  detectors*

## Shaper



*Single-ended to differential folded cascode stage with resistive load*

## Discriminator





*Discriminator with:*

- *PMOS folded cascode input*
- *Swing limiter based on PMOS working in diode configuration*
- *Second stage with hysteresis (6mV)*

# Montecarlo simulations 100 runs for 2.5 fC


*designed by J. Kaplon*




*Other simulation results:*

Gain from S curves:	85 mV/fC
Time walk :	< 14 ns with threshold at 0.5 fC and signal from 0.75 to 12 fC
PSRR (Worst case):	> 10 dB
Noise(Worst case):	< 200 e- (SNR >> 20)
INL	< 2 %


# Binary readout system



# Data Readout block diagram of SSA + MPA





# Cluster elimination and centroids extraction






# Row Pixel Clustering

Avoids OR-ing of pixel columns  $\rightarrow$  Higher efficiency



# Centroid position encoding is the second step

Reference: "MEPHISTO a 128-channel front end chip with real time data sparsification and multi-hit capability" P. Fischer, G. Comes, H. Kruger.




## Priority Encoder:

Encodes up to 6 coordinate/ 25ns of a 128 bits vector.

Used for:

Strip centroid position

Pixel centroid row position



(a) SCAN


(b) BACKPROPAGATION

## Mephisto Encoder:

Encodes up to 2 coordinate/25ns cycle but low power.

Used for **Pixel centroid column position encoder** (x16 rows)

# Parallax correction on encoded positions



The shift is needed to compensate the **relative position between the chip and the collision point**:


Strip parallax correction =  $\pm 400 \text{ um}$  with a precision of  $\pm 50 \text{ um}$




Hit



Centroid



# Correlation logic select matching hits




# Correlation logic select matching hits

- Input:
  - Strip Centroid List = 8 elements
  - Pixel Centroid List = 8 elements
  - Search Window = +/- 3 (7 strip around the Pixel Centroid)

- Pseudo-code:

```

Difference = Pixel Phi - Strip Phi
if (|Difference| =< Search window)
    Generate Stub!
    Stub Position = Pixel Phi
    Stub Bending = Difference
    Stub Z = Pixel Z
  
```



# Correlation logic select matching hits

- Input:
  - Strip Centroid List = 8 elements
  - Pixel Centroid List = 8 elements
  - Search Window = +/- 3 (7 strip around the Pixel Centroid)

- Pseudo-code:

*For ( Pixel Centroid List)*

*For (Strip Centroid List)*

*Difference = Pixel Phi - Strip Phi*


*if (|Difference| =< Search window)*

**Generate Stub!**

*Stub Position = Pixel Phi*

*Stub Bending = Difference*

*Stub Z = Pixel Z*



*Limit: 2 stubs for each  
Pixel Centroid:*

- *Strip/Pixel Centroid = n.*
- *Output Bus = 2n.*
- *ECM Cell = n<sup>2</sup>.*

- Loop Unrolling is necessary to implement this code in HW.

# Efficiency using Montecarlo events

*Input from Montecarlo generated events are used to calculate and compare the different Stub finding architectures efficiencies.*

## 500 Montecarlo Events from S.Viret:

```
#####
#
# Event 0
# NPU = 122

Module 1 1 1
pixeldigi 15 7 // 0 0.06 22.40 // 0.21 22.46 -111.46
pixeldigi 769 30 // 0 0.17 10.06 // -0.13 22.16 -114.78
pixeldigi 770 30 // 0 0.17 10.06 // -0.13 22.16 -114.78
pixeldigi 775 30 // 1 2.17 0.06 // -0.13 22.17 -114.78
pixeldigi 917 3 // 0 0.29 0.00 // -0.20 22.40 -110.88
stripdigi 8 0 // 0 0.06 22.40 // 0.21 22.73 -111.53
stripdigi 79 0 // 0 0.38 57.29 // 0.18 22.59 -111.53
stripdigi 80 0 // 0 0.38 57.29 // 0.18 22.59 -111.53
stub: 15.0 -1.5
...
```

Script



Input  
Events



Expected  
Output

Cadence® NC-Verilog®  
Simulator

MPA Module  
(RTL Verilog Model)



Output  
Stub


Script (Compare and Recover)



Efficiency  
Results

# Stub Finding logic efficiency results


Without an **interconnect technology** (ex: TSV) between the two sides of the module, **tracks crossing the middle will not be identified as stubs**



Tracker Layout by G.Bianchi, N.De Maio and S.Mersi




# Stub Finding logic efficiency results




# Stub Finding logic efficiency results

*Tilted layout* solves the problem and decrease the number of modules, but complicates mechanics



Tracker Layout by G.Bianchi, N.De Maio and S.Mersi

# Data Readout block diagram of SSA + MPA



# Development of SRAM IP block



*S. Bonacini, I. Kremastotis, K. Kloukinas,*

## *Memory Compiler specifications*


- Clock synchronous, pseudo dual-port memory
  - Write/Read operation @ same clock cycle
- Operating speed: 80 MHz @ 1.2 V
- Compatible with the 65nm CMOS
  - Only lower 4 metal levels used in the SRAM block
  - Only Standard-Vt transistors
  - Special design techniques for **radiation tolerance**
- Memory Compiler specifications:
  - Minimum size: 128 words of 8 bit
  - Max size: 1k words of 256 bits
- Development work is outsourced

## *MPA Memory specifications:*

**17 SRAMs of 512 words x 128 bits**  
**power dissipation more than 1/3 of total budget**



# Different architectures under study for L1 logic




# THE MPA-LIGHT


---

The Macro Pixel ASIC demonstrator


# MPA prototyping requires three ASICs



*SRAM test*  
L1 Memory




*MPA-Light*  
Analog FE circuitry  
Digital Pixel Logic  
Stub Finding Logic  
Sensor Readout ASIC  
MaPSA Assembly



*Clock and SLVS structure*  
Clock Distribution  
I/O

*MPA-Light designed by J.Kaplon, D.Ceresa and R. De Olivera  
Clock and SLVS structure designed by G.Traversi and L.Gaioni  
SRAM test designed by external company, S.Bonacini and I. Kremastotis*


# MPA-Light ASIC floorplan






# MPA-Light test system overview


*developed by A. Caratelli*




# Synchronous and Asynchronous acquisition are available



# Gain measures confirms specifications




For every pixel, the gain is extracted with the complementary error function fitting



$$\sigma(\text{cerf}) = \text{Eq. Noise Charge} = 276 e^- \pm 27 e^-$$


# High pT information logic is working



- |    |                     |   |   |
|----|---------------------|---|---|
| 1. | No processing       | → | Save in memory all the data from Pixel Matrix   |
| 2. | With Data Reduction | → | Generate and save in memory Centroid or Stubs   |
| 3. | Strip Emulator      | → | OR the Pixel Column and send the data in output |

# Synchronous readout allows additional FE studies


*Changing the calibration injection point and using the synchronous readout we can characterize the shaper of the analog FE*




# Shaper measurement for different pulses

The measurement allows peaking time, peak gain and walk time measurement which are in agreement with the simulation.


Walk time for 0.5 fC threshold



Shaper Measurement for different test pulses (1 pixel measurement)




# MaPSA-Light = 6 x MPA-Light + Pixel sensor



Design by G.Blanchot, et Al.

- **MAcro Pixel Sub Assembly (MAPSA) light**
- Objective is to assemble a module of 3 x 2 MPA-light chips for a total of 288 pixels



# Conclusions

- ***MPA-Light:***
  - All measurement without sensor indicate that the ASIC is fully functional
  - Assembly with the sensor is foreseen in the next months
    - Sensor Characterization
    - Module assembly first prototype
- ***Full Macro Pixel ASIC project:***
  - Analog performance confirmed in 65 nm technology
  - Macro Pixel ASIC and Short Strip ASIC final development can start



Thanks to all the  
***CMS TRACKER PHASE II  
ELECTRONICS TEAM***

---

Davide Ceresa

PH-ESE, CERN

on behalf of the ***CMS Tracker Phase II electronics team***


*PH-ESE seminar, 10<sup>th</sup> March, 2015*



# SPARE SLIDES


---

# MPA-Light Building Blocks




# Calibration DAC measurement

*Calibration DAC is the only DAC we can measure directly the voltage.*




# S-curve with trimming procedures

*Trimming allows to correct for the threshold variation along the pixel array and to set the same threshold for all the pixels*




# Iterative trimming at nominal threshold

*Allows optimization around the operative point*




# S-curve fitting with error functions

*The error function and its complementary allows the extraction of the Analog Front-End parameters from the S-curves obtained from the hit counters*




*The fitting of a threshold S-curves provides threshold and noise information about the pixel*

# Threshold DAC measured with calibration pulses



For every pixel, the threshold is extracted with the error function fitting





# Hit detector and No processing mode

```
>>> conf.ModifyPixel(range(1,3), 'SR', 1)
```

```
>>> conf.Upload()
```

```
>>> daq.SendCalibrationStrobe(3, 4, 40, 40)
```

```
>>> (BX, hit) = daq.ReadMemory ()
```

```
>>> BX
```

```
[27, 38, 49]
```

```
>>> hit
```

```
['1111000000000000000000000000000000000000000000000000000000000000',  
'1111000000000000000000000000000000000000000000000000000000000000',  
'1111000000000000000000000000000000000000000000000000000000000000']
```

*Synchronous readout active  
in pixel from 1 to 4.*

*3 test  
pulses*


*Readout the memory and save the data in two variables*

*Time stamp (Bunch crossing number when the memory is written)*

*Pixel hits in BX = 27*

*Pixel hits in BX = 38*

*Pixel hits in BX = 49*



# Pixel clustering finds the center of the cluster

```
>>> conf.ModifyPixel(range(1,3), 'CW', 3)
```

```
>>> conf.Upload()
```

```
>>> daq.SendCalibrationStrobe(3, 4, 40, 40)
```

```
>>> (BX, hit) = daq.ReadMemory (3)
```

```
>>> BX
```

```
[27, 38, 49]
```


```
>>> hit
```

```
['0100000000000000000000000000000000000000000000000000000000000000',  
'0100000000000000000000000000000000000000000000000000000000000000',  
'0100000000000000000000000000000000000000000000000000000000000000']
```

*Centroid in BX = 27*

*Centroid in BX = 38*

*Centroid in BX = 49*



*Pixel Clustering active (accepted cluster width 5)  
in pixel from 1 to 4.*

# Centroid extraction encodes cluster positions

```
>>> conf.ModifyPeriphery('OM', 2)
```

*Operative mode is set to Centroid extraction*

```
>>> conf.Upload()
```

```
>>> daq.SendCalibrationStrobe(3, 4, 40, 40)
```

```
>>> (BX, centroids) = daq.ReadMemory(2)
```

*Read memory mode is set to Centroid extraction*

```
>>> BX
```


```
[27, 38, 49]
```

```
>>> centroids
```

```
[[2.5, 2.5, 2.5], [1, 1, 1]]
```

*Column coordinate*

*Row coordinate*



# Shaper measurement for different biases

*Current and voltage reference for the Analog front-end can be tuned through three external voltage reference:*


*Bias Voltage*

*Feedback Voltage*

*Pre Amplifier Voltage*


*The three references can undergo a variation of +/- 25% and we can measure the effect on the shaper output with injection time sweep*

**Shaper Measurement for Feedback current (1 pixel measurement)**




# MPA-Light ASIC allows two assemblies

## BASELINE



## PROPOSAL





- Only bump bonding in MPA design
- No extra material between strip and pixel sensors
- Better cooling of MPA





- Digital IO through sensor periphery
- Temperature gradient across the sensor surface can be critical
- Larger sensor can create problem in final design production




## Chip Layout (clock distribution)



## Chip Layout (sLVDS drivers and receivers)





Input power: low profile Molex Picoblade 2 poles connector (stands our current rating).


The filters will stay out of the shield area, must be on sides.

Wirebond based IO implemented so far.


The same low mass ECCA based coil is used for the 3 converters.

The new LV DCDCs still based on teh FEASTMP geometry. However we can consider a smaller package for this chip.


**The 3 DCDC stages can be fitted in the available board space without excessive compromise.**









# More realistic tilted geometry




The gain by the Tilted inner section is clearly visible even at the full Tracker level




- CMS Phase-2 Flat
- CMS Phase-2 Tilted




Material Budget in radiation length



- CMS Phase-1
- CMS Phase-2  
Flat  
estimate, if keeping  
~ phase-1 pixels material
- CMS Phase-2  
Tilted  
estimate, if keeping  
~ phase-1 pixels material
- Phase-1 Pixel





This design still misses a few 'details':

- Most of the modules (on purpose to keep CAD model size reasonable).
- Power wire and optofibres and their handling during various assy stages
- Cooling pipe manifolding, supply lines and connections
- Outer supports (4 supports in the layer 2)



# Radiation map for the Phase 2 Tracker



CMS Preliminary Simulation  
2012 FLUKA geometry

CMS protons 7TeV per beam  
Dose at 3000.0 [ $\text{fb}^{-1}$ ]

