




Fourth short status update of FPGA based DAQ for the read out of SiPM


Cristian Alejandro Fuentes Rojas



Computer Linux



From the user's point of view..



DUT

Register Slave 0

Register Slave 1

FIFO Slave 4

bit 0 **used by IPBUS**
 bit 1 enable SPI (input)
 bits 2 to 21 command SPI (input)
 bits 22 to 31 Free


bit 0 empty_FIFO (output)
 bit 1 full_FIFO (output)
 bit 2 valid_data_FIFO (output)
 bit 3 underflow_FIFO (output)
 bits 4 to 13 Free
 bits 14 to 17 Smp. freq. (input)
 bits 18 to 24 N (input)
 bits 25 to 31 Nb (input)

1023 words of 32 bits saved in a text file (output)
 One C++ code to read FIFO and save results in a text file

One C++ code to initialise the register's values

data window

$N_T - N_b$ $N_T - N_b + N$
 where $N_b > N$



Event Packet's Structure

HEADER

Event Number (32 bits)

Time Stamp (bits 63:32)

Time Stamp (bits 31:0)

Channel's mask

“000000000000” (11bits), N_b (7 bits) , N (7bits), N_T (7bits)

Samples:


Event Packet's Structure: Samples

INDX (0 .. N-1)

SMP

where each sample has 10 bits

Ch (0 .. Nc-1)



$SMP_{0,0}^{0,10\text{ bits}}$	$SMP_{1,1}^{0,10\text{ bits}}$	“00000”	Sample (7bits) BRAM Address
$SMP_{2,2}^{0,10\text{ bits}}$	$SMP_{3,3}^{0,10\text{ bits}}$	“00000”	Sample (7bits) BRAM Address
$SMP_{4,4}^{0,10\text{ bits}}$	$SMP_{5,5}^{0,10\text{ bits}}$	“00000”	Sample (7bits) BRAM Address



N: Number of samples (windows size)
Nc: Number of channels

$N \times \frac{Nc}{2}$ words



Example of a generated text file

```
U... — Edited
Helvetica Regular
0 2 4 6
ffff0001    HEADER
652f        Event Number
4           Time Stamp (bits 63:32)
1d3f5e83    Time Stamp (bits 31:0)
ff          Channel's mask
3c7ec      "000000000000" (11bits), Nb (7 bits) , N (7bits), NT(7bits)
ffff05e    Sample 0: channel 0 and channel 1 and their BRAM Address
ffff05e    Sample 0: channel 2 and channel 3 and their BRAM Address
fa3ff05e   Sample 0: channel 4 and channel 5 and their BRAM Address
ffff05e    Sample 0: channel 6 and channel 7 and their BRAM Address
ffff05f    Sample 1: channel 0 and channel 1 and their BRAM Address
ffff05f    Sample 1: channel 2 and channel 3 and their BRAM Address
ffff05f    Sample 1: channel 4 and channel 5 and their BRAM Address
ffff05f    Sample 1: channel 6 and channel 7 and their BRAM Address
fe3fc060   Sample 2: channel 0 and channel 1 and their BRAM Address
ffffe060   Sample 2: channel 2 and channel 3 and their BRAM Address
ffffc060   Sample 2: channel 4 and channel 5 and their BRAM Address
fe3fc060   Sample 2: channel 6 and channel 7 and their BRAM Address
fa3ec061   Sample 3: channel 0 and channel 1 and their BRAM Address
fd3f4061   Sample 3: channel 2 and channel 3 and their BRAM Address
fe7ec061   Sample 3: channel 4 and channel 5 and their BRAM Address
fa3f0061   Sample 3: channel 6 and channel 7 and their BRAM Address
```

share the same BRAM Address


share the same BRAM Address

share the same BRAM Address

share the same BRAM Address

Trigger Debugging

Inject a trigger signal with equally spaced pulses



See the created files with consecutive event packets. Subtract their time stamp.

```
ffff0001
652f
4
1d3f5e83
ff
3c7ec
```

HEADER
Event Number
Time Stamp (bits 63:32)
Time Stamp (bits 31:0)
Channel's mask

```
ffff0001
6530
4
1d5de315
ff
3c7eb
```

Hexadecimal:

1d5de315 - 1d3f5e83


decimal:

492692245-490692227=2000018


Divide the result by the sampling frequency

$$t = \frac{2000018}{20\text{MHz}} = 100\text{ms}$$

Integration test




Done with Thibault



From my side

How it looks in the lab



trigger

FE PCB and SiPM

- ✓ I can see the pulse in the recorded text file.
- ✓ I can adjust the windows size and position in order to reduce the amount of data read.

Calibration and Window finding

The user can define Nb and N before the data acquisition

```
Doing read...
Enter the # Nb between 1 and 127
80
Enter the # N between 2 and 120, and smaller than Nb
60
Enter the # to select the command to send to the ADC
1) 10100000000000000000 -- Normal operation
2) 101000000000000000010 -- Adds PLL ON to normal operation
3) 10100000000001100000 -- Internal counter with ordinary order of counting
4) 10100000000001000000 -- Internal counter with pseudo random order of counting
1
cafunte@ubuntu:~/cllc_ecal_daq/IPBUS_Software/Trunk$
```

By setting Nb and N to 127 and 120, they can have the biggest window available. Then they can find the pulse and afterwards select a smaller window

Today I use a double output trigger generator to adjust the delay between the trigger and the signal to be read. An internal delay for the trigger will be soon implemented.

Possible Future work

Make a GUI C++ user interface

Make a simple PCB to have the possibility to see 8 channels.

(Today in a simple configuration I can put the same SiPM to the 8 channels)

Improved the readout of the FIFO.

Modify sampling time from IPBUS C++ . I have assigned the register. I just have to add a few code lines.

Thanks :)