Fourth short status update of FPGA based DAQ for the read out of SiPM

Cristian Alejandro Fuentes Rojas

cafuente@cern.ch



From the user's point of view..





Register Slave o

Register Slave 1

FIFO Slave 4

bit 0used by IPBUSbit 1enable SPI(input)bits 2 to 21command SPI(input)bits 22 to 31Free

bit o empty_FIFO (output) bit 1 full_FIFO (output) bit 2 valid_data_FIFO (output) bit 3 underflow_FIFO (output) bits 4 to 13 Free bits 14 to 17 Smp. freq. (input) bits 18 to 24 N (input) NT-1 bits 25 to 31 Nb (input)

1023 words of 32 bits

saved in a text file (output)

One C++ code to read FIFO and save results in a text file



Event Packet's Structure



Event Packet's Structure: Samples



Nc: Number of channels

Example of a generated text file					
⊖ ⊖ ⊖ 🕃 U — Edited					
Image: Televetica Calibratica Image: Televetica Calibratica					
₹. ►.					
ffff0001 652f	HEADER Event Number				
4 1d3f5e83	Time Stamp (bits 63:32) Time Stamp (bits 31:0) Chappel's mask				
3c7ec	"0000000000" (11bits), Nb (7 bits) , N (7bits), NT(7bits) Sample 0: channel 0 and channel 1 and their BBAM Address				
fffff05e fa3ff05e	Sample 0: channel 2 and channel 3 and their BRAM Address share the same Sample 0: channel 4 and channel 5 and their BRAM Address BRAM Address				
fffff05e fffff05f	Sample 0: channel 6 and channel 7 and their BRAM Address Sample 1: channel 0 and channel 1 and their BRAM Address Sample 1: channel 2 and channel 3 and their BRAM Address				
ffff05f ffff05f	Sample 1: channel 4 and channel 5 and their BRAM Address Sample 1: channel 6 and channel 7 and their BRAM Address				
fe3fc060 ffffe060 ffffc060	Sample 2: channel 0 and channel 1 and their BRAM Address Sample 2: channel 2 and channel 3 and their BRAM Address Sample 2: channel 4 and channel 5 and their BRAM Address				
fe3fc060 fa3ec061 fd3f4061 fe7ec061	Sample 2: channel 6 and channel 7 and their BRAM Address Sample 3: channel 0 and channel 1 and their BRAM Address Sample 3: channel 2 and channel 3 and their BRAM Address Sample 3: channel 4 and channel 5 and their BRAM Address				
fa3f0061	Sample 3: channel 6 and channel 7 and their BRAM Address				

Trigger Debugging

Inject a trigger signal with equally spaced pulses



See the created files with consecutive event packets. Subtract their time stamp.

\varTheta 🔿 🕤 🔓 Unt		\varTheta 🔿 🖸 🔓 — Edite	
(1 - Helvetica		(1 Helvetica ‡	
			Havadaaimal
ffff0001	HEADER	ffff0001	пехацесппат.
652f	Event Number	6530	1d5de315 - 1d3f5e83
4	Time Stamp (bits 63:32)	4	
1d3f5e83	Time Stamp (bits 31:0)	1d5de315	decimal:
ff	Channel's mask	ff	492692245-490692227=2000018
3c7ec		3c7eb	

Divide the result by the sampling frequency

t = 2000018 = 100ms20MHz



From my side

How it looks in the lab



trigger

FE PCB and SiPM

√ I can see the pulse in the recorded text file.
√ I can adjust the windows size and position in order to reduce the amount of data read.

Calibration and Window finding

The user can define Nb and N before the data acquisition

Doing read... Enter the # Nb between 1 and 127 80 Enter the # N between 2 and 120, and smaller than Nb 60 Enter the # to select the command to send to the ADC 1) 10100000000000000000 -- Normal operation 2) 1010000000000000000 -- Adds PLL ON to normal operation 3) 1010000000001100000 -- Internal counter with ordinary order of counting 4) 10100000000000000000 -- Internal counter with pseudo random order of counting

cafuente@ubuntu:~/clic_ecal_daq/IPBUS_Software/Trunk\$

By setting Nb and N to 127 and 120, they can have the biggest window available. Then they can find the pulse and afterwords select a smaller window

Today I use a double output trigger generator to adjust the delay between the trigger and the signal to be read. An internal delay for the trigger will be soon implemented. Possible Future work

Make a GUI C++ user interface

Make a simple PCB to have the possibility to see 8 channels. (Today in a simple configuration I can put the same SiPM to the 8 channels)

Improved the readout of the FIFO.

Modify sampling time from IPBUS C++ . I have assigned the register. I just have to add a few code lines.

